Yang HAN¹, Lin XU², Muhammad MANSOOR KHAN², Chen CHEN²

University of Electronic Science and Technology of China (1), Shanghai JiaoTong University (2)

Power balancing control strategies for the cascaded H-bridge multilevel DSTATCOM

Abstract. This paper proposes a novel power balancing control scheme for the cascaded H-bridge (CHB) DSTATCOM. The principle of the carrier phase-shifted pulse-width modulation (CPS-PWM) and the mathematical model of the CHB-DSTATCOM are presented. The power balancing mechanism and the stable region are analyzed using the phasor diagram representation. The current loop controller is designed by using root locus approach, and the dc-link voltage balancing controller is synthesized based on the devised power balancing mechanism. The simulation results obtained from the alternative transient program (ATP) are presented and evaluated. The validity and effectiveness of the control scheme is confirmed by the simulation and experimental results.

Streszczenie. Zaproponowano nową metodę równoważenia mocy w kaskadowym H-mostkowym SSTATCOM. Zaprezentowano zasadę modulacji przesunięcia fazowego i szerokości impulsu CPS-PWM i model matematyczny CHB-DSTATCOM. Równoważenie mocy i analiza stabilnego sterowania zostały zaproponowane przy użyciu diagramu fazowego. Kontroler prędkości prądowej został zaprojektowany przy użyciu obwodów odbiegających a kontroler napięcia dc-link jest syntezyowany na podstawie balansu mocy. Przedstawiono symulatory rezultaty. Symulacje i eksperymenty potwierdzły skuteczność metody. (Strategie równoważenia mocy w kaskadowym wielopoziomowym mostkowym DSTATCOM)

Keywords: DSTATCOM, cascaded H-bridge, multilevel inverter, power balancing, alternative transient program (ATP)
Stowa kluczowa: DSTATCOM, przekształtnik wielopoziomowy, równoważenie mocy.

I. Introduction

In recent years, the power quality issues have become important topic due to the proliferation of disturbing loads, which causes significant voltage fluctuations, sag/swell and temporary interruptions [1-5, 12, 16]. To mitigate the voltage disturbance problems, the static synchronous compensator (STATCOM) are the most suitable solutions, which can be installed at the transmission networks or at the distribution networks to protect the voltage sensitive loads [6-10].

Due to its modularity and flexibility of manufacturing, the cascaded H-bridge (CHB) multilevel inverter topology is appreciated for high-power medium-voltage power quality conditioning applications [3, 4]. However, restricted by the limited switching frequency of the power electronic devices, achieving simultaneous dc-link voltage balancing and sufficient controller bandwidth is rather complicated [10]. The systematical design guidelines for CHB-DSTATCOM have not been reported in the previous literatures. Hence, this paper aims to cover this gap. The analysis for the active and reactive power distribution between the two cells is presented. Based on the power balancing mechanism, a novel dc-link voltage control scheme is proposed by splitting the control task into two parts, i.e., the average voltage controller (AVC) and the voltage balancing controller (VBC).

The organization of this paper is as follows. Section II presents the principle of carrier phase-shifted pulse-width modulation (CPS-PWM) for the CHB-DSTATCOM. Section III presents the mathematical modeling of the system using state-space equation. Section IV presents the analysis for the power balancing among the individual inverters for the CHB-DSTATCOM and the control methodology synthesis is presented in Section V. The simulation results obtained from the Alternative Transient Program (ATP/EMTP) are presented in Section VI. The experimental results are given in Section VII. Finally, Section VIII concludes this paper.

II. Carrier Phase-Shifted Pulse-width Modulation (CPS-PWM) of the CHB-DSTATCOM

Fig.1 shows the circuit diagram of the five-level cascaded multilevel DSTATCOM based on two H-bridge modules. In Figure 1, Lg and Rg indicate the line impedance. Each H-bridge includes four IGBT switches with anti-parallel diodes and a dc-link capacitor. Thus the output voltages of the CHB-DSTATCOM can be derived as: $V_{an}=V_{a1}+V_{a2}$. Assuming $V_{an}=V_{a2}=V_{dc}$ in steady state and the unipolar modulation scheme is adopted in the PWM process, thus each H-bridge would produce three voltage levels: $V_{dc}$, 0, $V_{dc}$. With reference to the upper bridge, it is possible to set $V_{a1}=+V_{dc}$ by turning on switches $S_{11}$ and $S_{12}$ and $V_{a1}=-V_{dc}$ by turning on switches $S_{12}$ and $S_{13}$. Moreover, it is possible to set $V_{a2}=0$ by turning on either $S_{11}$ and $S_{12}$ or $S_{12}$ and $S_{13}$, the lower bridge operates in a similar manner. Thus five distinct voltage levels can be synthesized at the ac terminals. It is worth noticing that, the switching states of $S_{11}$, $S_{12}$ ($x=1, 2, 3$) must be complementary to those of $S_{21}$, $S_{22}$ ($x=1, 2, 3$) in order to avoid short circuit of the H-bridges [2-4, 9, 10, 16].

Assuming $V_{an}=V_{a2}=V_{dc}$ in steady state and the unipolar modulation scheme is adopted in the PWM process, thus each H-bridge would produce three voltage levels: $V_{dc}$, 0, $V_{dc}$. With reference to the upper bridge, it is possible to set $V_{a1}=+V_{dc}$ by turning on switches $S_{11}$ and $S_{12}$ and $V_{a1}=-V_{dc}$ by turning on switches $S_{12}$ and $S_{13}$. Moreover, it is possible to set $V_{a2}=0$ by turning on either $S_{11}$ and $S_{12}$ or $S_{12}$ and $S_{13}$, the lower bridge operates in a similar manner. Thus five distinct voltage levels can be synthesized at the ac terminals. It is worth noticing that, the switching states of $S_{11}$, $S_{12}$ ($x=1, 2, 3$) must be complementary to those of $S_{21}$, $S_{22}$ ($x=1, 2, 3$) in order to avoid short circuit of the H-bridges [2-4, 9, 10, 16].

Fig.1 Block diagram of the cascaded H-bridge (CHB) DSTATCOM.

To obtain five level output voltage at the ac terminal, the carrier signals utilized in each cell must be phase shifted by 90 degree in case of two H-bridge module configuration. Fig.2(a) shows the waveforms of the modulation signal, phase-shifted carriers and the output multilevel voltage of the CHB-DSTATCOM. Fig.2(b) shows the enlarged view of Fig.2(a) including the gating signals of the first IGBT for each H-bridge inverter.

Notably, the variables in this paper are as follows: $t$:CTR_H1→The modulation signal of the first cell; $t$:CTR_H2→The modulation signal of the second cell; $t$:VTRI→The carrier signal of the first cell;
charging and discharging between the dc-link capacitors \( \text{I} \) and \( \text{I} \). Supposing the DSTATCOM current \( ic \) is positive, then the capacitor \( C2 \) (\( x=1, 2 \)) is charging if \( ic=1 \), discharging if \( ic=-1 \), and not undergoing any of these processes if \( ic=0 \). Complementary phenomenon appears if the inverter current is negative. The following assumptions are made for deriving the model of the cascaded H-bridge inverters:

(a) The grid is assumed to be AC voltage source; (b) The losses of the CHB-DSTATCOM are categorized as effective series loss and parallel loss. The series loss and interfacing inductor loss are represented as equivalent series resistance (ESR). Parallel losses are represented as shunt connected resistances across the dc-link capacitors, corresponding to the active power loss of the H-bridge, including blocking loss, capacitor loss and absorbing circuit loss, etc. The differential equation describing the dynamics of the coupling inductor between the cascaded H-bridge inverter and the grid is derived as:

\[
v_{sa} = R_i + L \frac{d^2}{dt^2} + f_1 v_{dc1} + f_2 v_{dc2}
\]

where the variable \( v_{sa} \) represents grid voltage at the point of common coupling (PCC) [see Figure 1], \( L \) represents the inductance of the coupling inductor and \( R \) represents the equivalent series resistance. The variables \( v_{dc1} \) and \( v_{dc2} \) are the actual voltages across the dc-link capacitors of the cascaded H-bridge inverter, which may not equal to the reference voltage during dynamic process. According to the Kirchoff’s law, the currents flowing into the dc-link capacitors \( C1 \) and \( C2 \) can be expressed as:

\[
\begin{align*}
  i_{C1} & = C_1 \frac{dv_{dc1}}{dt} = l_{i1} - l_{i2} = f_1 i_c - \frac{v_{dc1}}{R_1} \\
  i_{C2} & = C_2 \frac{dv_{dc2}}{dt} = l_{i2} - l_{i1} = f_2 i_c - \frac{v_{dc2}}{R_2}
\end{align*}
\]

where \( R_1 \) and \( R_2 \) are the equivalent resistance of each H-bridges, representing the parallel losses. The variables \( l_{i1} \) and \( l_{i2} \) represent the total dc-link current and \( i_{C1} \) and \( i_{C2} \) represent the currents in the dc-link resistance of the individual H-bridge module. Let the vector of state variables as \( X_e=[i_{C1}, v_{dc1}, v_{dc2}] \) and \( U_e=[v_{sa}, 0, 0]^T \), as input vector, rearranging Eqs.(1)-(3), the state equations can be rewritten in the compact matrix form as:

\[
X_e = A_e X_e + B_e U_e
\]

where

\[
A_e = \begin{bmatrix}
  \frac{R}{L} & -\frac{1}{L} & 0 \\
  -\frac{f_1}{C_1} & \frac{1}{R_c C_1} & 0 \\
  \frac{f_2}{C_2} & 0 & \frac{1}{R_c C_2}
\end{bmatrix}, \quad B_e = \begin{bmatrix}
  1 \\
  0 \\
  0
\end{bmatrix}
\]

IV. Power Balancing Analysis of the CHB-DSTATCOM

Fig.3 shows the equivalent circuit of the multilevel CHB-DSTATCOM for the steady-state power balance analysis. In Fig.3, the individual H-bridge inverters are represented by AC voltage sources \( v_{sa1} \) and \( v_{sa2} \), which are derived as [3]:

\[
\begin{align*}
  v_{sa1} & = f_1 v_{dc1} + f_2 v_{dc2} = v_{sa1} l_{i1} \\
  v_{sa2} & = f_2 v_{dc2} + f_1 v_{dc1} = v_{sa2} l_{i2}
\end{align*}
\]

where \( p_{sa1} \) and \( p_{sa2} \) represents the active power consumed by the effective resistance across the dc-link capacitors. For
the sake of brevity, the equivalent resistance of the coupling inductor is neglected, hence Eq.(2) can be rewritten as:

\[
\begin{align*}
\dot{v}_{sa} &= L \frac{di}{dt} + v_{a1} + v_{a2} \\
\end{align*}
\]

From Fig.1 and Fig.3, the power balancing equations of the CHB-DSTATCOM can be derived as [2-4, 9, 10, 16]:

\[
\begin{align*}
\dot{v}_{a1} + C_1 \frac{\dot{v}_{a1}^2}{2} + P_{R1} \\
\dot{v}_{a2} + C_2 \frac{\dot{v}_{a2}^2}{2} + P_{R2} \\
\end{align*}
\]

The behavior of the CHB-DSTATCOM is characterized by the inductor current dynamics and the dc-link capacitor voltage dynamics, as indicated by Eqs.(6)-(8). The power balance between the two H-bridge inverters depends on the dc-link voltages and the individual modulation signals. To better illustrate the mechanism of power exchange between the two modules, the phasor diagram of the output voltages and current of the CHB-DSTATCOM is given in Fig.4. In the analysis, it is assumed that \( i_{L} \) is 90 degree phase-shifted with respect to \( v_{sa} \). The angles \( \theta_1 \) and \( \theta_2 \) represent the phase shifts of the output voltages \( v_{a1} \) and \( v_{a2} \) with respect to \( v_{sa} \), leading to a reactive power exchange between the individual H-bridge inverter with the grid.

In the phasorial diagram (Fig.4), the maximum output voltages in root-mean square (rms) values of each H-bridge can be calculated as [3]:

\[
\begin{align*}
v_{a1m} &= \frac{4}{\pi} \sqrt{2} v_{dc1} \\
v_{a2m} &= \frac{4}{\pi} \sqrt{2} v_{dc2} \\
\end{align*}
\]

The reactive power injected by each H-bridge inverter to the grid depends on the value of the capacitor voltage in the cell and the control signal modulated by each module. To ensure stable operation of the CHB-DSTATCOM, both cells must be utilized to synthesize the output voltage \( v_{sa} \). Fig.5 shows the red marked area the possible points to achieve the desired output voltage. Any point outside of this region makes the system unstable since the output voltage of the CHB-DSTATCOM cannot be modulated with those values of the dc-link capacitor voltages. Furthermore, as shown in Fig.5, the projections of \( v_{a1} \) and \( v_{a2} \) over \( v_{sa} \) are always positive. Hence, the reactive power in both converters are positive, indicating that both inverters of CHB-DSTATCOM injects reactive power to the grid simultaneously. Moreover, it is not possible to find a point where one of the cells injects reactive power and, at the same time, the other cell absorbs reactive power from the grid. Further, it is also not possible to have only one cell injects or absorbs reactive power to the grid while the other one works in an idle mode. Fig.6 shows that, for a given total amount of reactive power to be supplied or absorbed by the H-bridge inverter, the reactive power sharing by each cell has to be between a minimum and maximum value to achieve a stable operation of the CHB-inverter. Fig.6(a) shows the minimum reactive power that is supplied by the first inverter, which corresponds to the minimum reachable length of the projection of \( v_{a1} \) over \( v_{sa} \), represented by \( v_{a1q,\text{min}} \). As the amount of reactive power supplied by the CHB-DSTATCOM is fixed, this value is related with the maximum reachable power that is supplied to the second cell, shown in Fig6(a) as \( v_{a2q,\text{max}} \), which is the maximum reachable length of the projection of \( v_{a2} \) over \( v_{sa} \). In the same way, the values for the maximum reactive power supplied by the first inverter \( v_{a1q,\text{max}} \) and the minimum reactive power supplied by the second inverter \( v_{a2q,\text{min}} \) can also be illustrated, as shown in Fig.6(b).

Based on the analysis of the power balancing mechanism, the control block diagram can be synthesized, as shown in Fig.7. The control algorithm consists of five blocks, i.e., the reference current generation (RCG) unit, the phase-locked loop (PLL), the current loop controller (CC), the average dc-
link voltage controller (AVC) and the dc voltage balancing controller (VBC). Notably, the RCG and PLL methods can be found in [11-15]. Further, the voltage balancing scheme based on the AVC and VBC control achieves equal reactive power sharing of the two cells by dynamically exchanging active power within the two inverters, and the outputs of the AVC controller ($P_1$ and $P_2$) are applied to the VBC controller to regulate the difference of dc-link voltages. Next, the design methodologies for the current loop controller and voltage balancing controller would be presented.

**A. Current Loop Controller Design**

![Fig.8](image)

Fig.8 The closed-loop block diagram of the current tracking loop.

Fig.8 shows the discrete control diagram of the current loop controller for the CHB-DSTATCOM, where the transfer function $C(z)$ represents proportional-integral (PI) regulator:

$$C(z) = k_p + k_i T_c z^{-1}$$

where $k_p$ and $k_i$ denote the proportional and integral gains. The plant of the current controller is the coupling inductor, and $G_p(s)=1/(L_0 s + R_0)$, while $L_0$ and $R_0$ denote the nominal parameters. Equation (10) can be discretized using the zero-order hold (ZOH) method, as:

$$(11) G_c(z, m) = \frac{1 - e^{-\frac{T_c}{m} s}}{s} G_p(s) e^{-\frac{T_c}{m} s} = \frac{z - 1}{z} \left( \frac{G_p(s)}{s} e^{-\frac{T_c}{m} s} \right)$$

where ‘m’ denotes the equivalent sample of control delay. Neglecting the effect of the grid voltage and consider $m=1$, the open loop transfer function of the current loop controller can be derived as:

$$(12) G_{z, c}^o(z) = \frac{k_p T_c}{L_0} \frac{z - (1 - (k_p T_c / k_i))}{z - (1 - (R_i T_c / L_0))}$$

Hence, the closed-loop transfer function can be easily derived from Eq.(12). The evaluation of the current loop controller under different control cycle and PI parameters are shown in Figs.9-10. It shows in Fig.9 that, the dominant pole of the closed-loop transfer function is critically damped when the control cycle $T_c=50 \mu s$ and $k_p=8, k_i=160$. It shows in the Nichols diagram that the gain margin (GM) of the current controller is 9.54 dB and the phase margin (PM) is 60.9 degree. The bandwidth of the current loop controller is 2.45 kHz and a settling time of 500 μs is observed in the step response and impulse response curves.

![Fig.9](image)

Fig.9 Evaluation of the current loop controller when the control cycle $T_c=50 \mu s$ and $k_p=8, k_i=160$. (a) The open-loop Nichols diagram; (b) The closed-loop root locus; (c) The step response and impulse response of the current controller.

![Fig.10](image)

Fig.10 Evaluation of the current loop controller when the control cycle $T_c=100 \mu s$ and $k_p=4, k_i=80$. (a) The open-loop Nichols diagram; (b) The closed-loop root locus; (c) The step response and impulse response of the current controller.
Similarly, Fig.10 shows the performance of the current loop controller when the control cycle $T_c=100\mu s$ and $k_p=4$, $k_i=80$. The dominant pole of the current controller is also critically damped and GM=9.54dB, PM=60.9 degree. It is interesting to observe that the crossover frequency of the phase frequency diagram when the control cycle $T_c=100\mu s$ is half the value compared to the case when $T_c=50\mu s$. In addition, the bandwidth of the current controller is 1.22kHz, which is also half the value compared to the previous case. Besides, the settling time of the step response and impulse is 1ms, indicating that the dynamics of the current loop controller is proportional to the equivalent discretization frequency of the plant model. The comparative results reveal that, to ensure sufficient dynamics and bandwidth of the CHB-DSTATCOM, the control cycle should be as small as possible, especially when active filtering is also required. However, due to the computational limitation of the digital signal processors (DSPs), the execution speed is quite limited. Hence, a tradeoff must be achieved, the control cycle $T_c=100\mu s$ is adopted herein.

### B. Dc-link Controller Synthesis for the Multilevel CHB-DSTATCOM based on Power Balancing Methodology

The voltage regulation loop includes the average voltage controller (AVC), which is designed to regulate the total active power balance between the CHB-DSTATCOM with the grid, and the voltage balancing controller (VBC), which is designed to regulate active power exchange between the two H-bridge inverters and achieve the equal reactive power sharing for the two cells.

Fig.11 shows the open-loop Nichols diagram and closed-loop root locus diagram of the AVC, where the proportional-integral parameters are designed as $k_p, AVC=0.6$, $k_i, AVC=12$. It shows that a gain margin (GM) of 30.5dB and a phase margin (PM) of 83.6 degree is achieved. Hence the AVC loop is stable. Fig.12 shows the open-loop Nichols diagram and closed-loop root locus diagram of the VBC, where the proportional-integral parameters are designed as $k_p, VBC=0.1$, $k_i, VBC=1.2$. It shows that a gain margin (GM) of 36.5dB and a phase margin (PM) of 86.8 degree is achieved, thus the stability of the VBC loop is guaranteed.

### VI. Simulation Results and Discussions

In order to verify the effectiveness of the devised control scheme, digital simulation using the Alternative Transient Program (ATP/EMTP) was performed and the results are evaluated. The parameters of the system are: $L_g=50\mu H$, $R_g=20\,\text{m}\Omega$, $L=1.5\text{mH}$, $R=50\,\text{m}\Omega$, and the nominal dc-link parameters are: $C_1=C_2=2000\,\mu F$, $R_1=R_2=39000\,\Omega$, sampling time $T_s=100\,\mu s$, the grid voltage $v_{sa}=220\text{V(rms)}$, the target inverter dc-link voltage is 200V.

Fig.13 (a) The output of the voltage regulator P1 and P2; (b) The output of the voltage balancing controller (VBC).

It can be observed that, the CHB-DSTATCOM works in the inductive mode when $t<0.3s$, hence a constant reactive power is absorbed by the DSTATCOM. At $t=0.3s$, the reference signal for the CHB-DSTATCOM changes from inductive to capacitive to test the dynamic response of the system, hence the grid side current leads the grid voltage by 90 degree when $t>0.3s$. Fig.13 shows the output signals of the AVC and the VBC controllers. It can be observed in Fig.13(a) that the variables P1 and P2 reach a constant values in the steady state. And Fig.13(b) shows that the output of VBC controller approaches to zero. In addition, excellent dynamic response is achieved when the reference signal is undergone transient perturbations.
It can be observed that the stability of the DSTATCOM when the reference current is undergone a transient change from inductive mode to capacitive mode. And the grid-side current tracks its reference value with fast dynamics and the tracking error approaches zero in the steady state. Fig.14(b) shows the dynamic response of the DSTATCOM when the reference current is undergone a transient change from inductive mode to capacitive mode. However, the dc-link voltage ripple of the second inverter is much less than the first one. And the tracking error of the grid-side current is a little higher in the steady state compared to the case in Fig.14. Besides, a settling time of two cycles under transient perturbation of the reference current can be observed.

Fig.15 shows the scenario when the resistor value of the second inverter $Rdc2=100\,\Omega$ while other parameters remain unchanged. It can be observed that the stability of the DSTATCOM is ensured and all the waveforms resemble those in Fig.14. However, the tracking error of the grid-side current is higher in the steady state compared to the case in Fig.14. Besides, a settling time of two cycles under transient perturbation of the reference current can also be observed.

Fig.16 shows the scenario when the resistor and capacitor value of the second inverter are changed as $Cdc2=4000\,\mu\text{F}$, while other parameters remain unchanged. It shows that the stability of the DSTATCOM is ensured and all the waveforms resemble those in Fig.14. However, the dc-link voltage ripple of the second inverter is much less than the first one. And the tracking error of the grid-side current is higher in the steady state compared to the case in Fig.14. Besides, a settling time of two cycles under transient perturbation of the reference current can also be observed.

Figs.15-17 imply that the devised control scheme is quite robustness under power stage parameter variations since the dc-link voltage stability is ensured and the sinusoidal waveform is obtained in the grid-side current, with a total harmonic distortion of less than 5% for all these scenarios. It can be inferred that the devised control scheme would produce robust control effect for the CHB-DSTATCOM. Normally, the power-stage parameters deviation is quite small hence a sufficient stability margin can be achieved.
VII. Experimental Results of the Prototype System

To reconfirm the validity of the devised control scheme, a hardware prototype system is built, the floating-point digital signal processor (DSP) from Texas Instrument (TI) (TMS320C6726) is adopted to implement the algorithm. The cyclone FPGA is used for the A/D sampling, protection, soft-start, and pulse width modulation (PWM) generation for the CHB-DSTATCOM. The circuit parameters of the experimental set-up is the consistent with the simulation: $L_g=50 \mu H$, $R_g=20 \text{m}\Omega$, $L=1.5 \text{mH}$, $R=50 \text{m}\Omega$, and the nominal dc-link parameters are: $C_1=C_2=2000 \mu F$, $R_1=R_2=39000 \Omega$, sampling time $T_s=100 \mu s$.

Fig.18 The synthesized five-level voltage of the CHB-DSTATCOM.

Fig.19 The capacitive mode of the multilevel CHB-DSTATCOM.

Fig.18 shows the experimental results of the synthesized multilevel output voltage $V_{an}$, and the dc-link voltages of the CHB-inverter at no load conditions. It can be observed that the dc-link voltages (ch-1, ch-3) are about 28.6V, and the output voltages of each inverter (ch-2, ch-4) are about 21V, which are phase-shifted by 90 degree in the PWM mode.
carriers. And the five-level output voltage (ch-5) can also be observed in Fig.18.

Fig.19 shows the capacitive mode of the DSTATCOM. The rms value of the dc-link voltages (ch-1, ch-2) are about 45V, and the waveforms show perfect matching with each other. The rms values of the output voltages $v_{a1}$ and $v_{a2}$ (ch-3, ch-4) are about 35V. Besides, the grid current (ch-6) is leading the multilevel voltage $v_{aN}$ 90 degree, indicating that the CHB-DSTATCOM is absorbing capacitive reactive power to the grid. Fig.20 shows the inductive mode of the DSTATCOM. The rms value of the dc-link voltages (ch-1, ch-2) are about 45V and the waveforms show perfect matching with each other. The rms values of the output voltages $v_{a1}$ and $v_{a2}$ (ch-3, ch-4) are about 32V. Besides, the grid current (ch-6) is lagging the multilevel voltage $v_{aN}$ 90 degree, indicating that the DSTATCOM is absorbing capacitive reactive power from the grid. It is interesting to notice that the waveforms recorded from the experimental prototype system match the simulation waveforms quite well, under both the capacitive and inductive mode, which demonstrates the validity of the devised control algorithm.

Fig.20 The inductive mode of the multilevel CHB-DSTATCOM.

VIII. Conclusions and Future Work

This paper presents an effective control scheme for the cascaded H-bridge (CHB) DSTATCOM. The principle of multilevel carrier-shifted pulselwidth modulation (CSPWM) and the mechanism of power balancing among individual H-bridges inverters are presented. The controller synthesis of the CHB-DSTATCOM is provided, which consists of current tracking controller design, the average dc-link voltage controller (AVC) and voltage balancing controller (VBC), which are devised from the devised power balance in the cells of a multilevel cascaded H-bridge converter, IEEE Trans. Ind. Electron., 57(2010), n.7, 2287-2296.

REFERENCES


Authors: Dr. Yang Han is with the Department of Power Electronics, School of Mechatronics Engineering, University of Electronic Science and Technology of China (UESTC), No.2006 XiYuan Road, West Park of Chengdu Hi-Tech Zone, 611731, Chengdu, P.R.China. E-mail: hanyang_facts@hotmail.com; All the co-authors are with the department of electrical engineering, Shanghai JiaoTong University, #800 DongChuan Road, 200240,Shanghai, P.R.China.