Application of Modified Distributed Arithmetic Concept in FIR Filter Implementations Targeted at Heterogeneous FPGAs

Abstract. Distributed arithmetic is a very efficient method for implementing digital FIR filters in FPGA structures. In this approach general purpose multipliers of traditional MAC implementations are replaced by combinational LUT blocks. Since LUT blocks can be of considerable size thus, the quality of digital filter implementation highly depends on efficiency of logic synthesis algorithm that maps it into FPGA resources. Modern FPGAs have heterogeneous structure, there is a need for quality algorithms to target these structures and the need for flexible architecture exploration aiding in appropriate mapping. The paper presents an application of modified distributed arithmetic concept that allows for very efficient implementation of FIR filters in heterogeneous FPGA architectures.

Keywords: modified distributed arithmetic, FIR filters, heterogeneous programmable logic, synthesis.

Streszczenie. Arytmetyka rozproszona jest bardzo wydajną metodą implementacji filtrów SOI w układach FPGA. Pozwala na zastąpienie kosztowych układów mnożących tablicami prawdy (LUT). Dla filtrów wysokich rzędów tablice LUT osiągają wielkie rozmiary, dlatego jakość implementacji filtru zależy głównie od jakości dekompozycji tej tablicy. Artykuł przedstawia nową metodę dekompozycji tablic LUT filtrów SOI dedykowanych do heterogenicznych struktur rekonfiguruwalnych. (Zastosowanie metody zmodyfikowanej arytmetyki rozproszonej do implementacji filtrów SOI w heterogenicznych układach FPGA).

Słowa kluczowe: zmodyfikowana arytmetyka, FIR, SOI, heterogeniczne struktury programowalne, syntезa logiczna.

Introduction

Digital Signal Processing (DSP), thanks to explosive growth in wired and wireless networks and in multimedia, represents one of the hottest areas in electronics. The applications of DSP continue to expand, driven by trends such as the increased use of video and still images and the demand for increasingly reconfigurable systems such as Software Defined Radio (SDR). Many of these applications combine the need for significant DSP processing with cost sensitivity, creating demand for high-performance, low-cost DSP solutions.

In recent years digital filters have been recognized as primary digital signal processing operation. With advances in digital technology they are rapidly replacing analogue filters, which were implemented with RLC components. Digital filters are used to modify attributes of signal in the time or frequency domain through the process called linear convolution. They are typically implemented as multiply-accumulate (MAC) algorithms with use of special DSP devices [1, 2, 3]. Such devices are based on the concept of RISC processors with an architecture consisting of fast array multipliers. General-purpose DSP chips combine efficient implementations of these functions with a general-purpose microprocessor. The number of multipliers is generally in the range of one to four, and the microprocessor will sequence data to pass it through the multiply and other functions, storing intermediate results in memory or accumulators. Performance is increased primarily by increasing the clock speed used for multiplication. By using pipeline architecture the speed of such implementation is limited by the speed of array multiplier. Typical clock speeds run from tens of MHz to 1GHz. Performance, as measured by millions of Multiply And Accumulate (MAC) operations per second, typically ranges from 10 to 4000.

Field Programmable Gate Arrays (FPGAs), with their newly acquired digital signal processing capabilities, are now expanding their roles to help offload computationally intensive digital signal processing functions from the processor. Progress in development of programmable architectures observed in recent years resulted in digital devices that allow building very complex digital circuits and systems at relatively low cost in a single programmable structure. Programmable technology, however, provides possibility to increase the performance of digital system by exploitation of parallelisms of implemented algorithms. This technology allows also application of special techniques such as distributed arithmetic (DA) [4, 5].

Distributed arithmetic is an important technique to implement digital signal processing (DSP) functions in FPGAs [1]. It provides an approach for multiplier-less implementation of DSP systems, since it is an algorithm that can perform multiplication with use of lookup table (LUT) that stores the precomputed values and can be read out easily, which makes DA-based computation well suited for FPGA realization, because the LUT is the basic component of FPGA. DA specifically targets the sum of products computation that is found in many of the important DSP filtering and frequency transforming functions.

DA concept proves to be a powerful technique for implementing MAC unit as a multiplierless algorithm. The efficiency of implementations based on this concept and targeted FPGAs strongly depend on implementation of DA-LUT. These blocks have to be efficiently mapped onto FPGA's logic resources. The major disadvantage of DA technique is that the size of DA-LUT increases exponentially with the length of input. Several efforts have been made to reduce the DA-LUT size for efficient realization of DA-based designs. In [2] to use offset-binary coding is proposed to reduce the DA-LUT size by a factor of 2. Recently, a new DA-LUT architecture for high-speed high-order has been introduced in [6], where the major disadvantage of the FIR filters is vanished by using carry lookahead adder and the tri-state buffer. On the other side, some structures are introduced for efficient realization of FIR filter. Recently, novel one- and two-dimensional systolic structures are designed for computation of circular convolution using DA [7], where the structures involve significantly less area-delay complexity compared with the other existing DA-based structures for circular convolution. In [8] modified DA architecture is used to obtain an area-time-power-efficient implementation of FIR filter in FPGA.

With rapidly growing of traditional FPGA industry, heterogeneous logic blocks are often used in the actual FPGA architectures such as Xilinx Virtex-5 and Altera Stratix III series. How to handle this kind of heterogeneous design network to generate LUTs with different input sizes in the mapping is a very important and practical problem. The existing CAD tools are not well suited to utilize all possibilities that modern heterogeneous programmable
structures offer due to the lack of appropriate synthesis methods. Typically, after the logic synthesis stage, technology-dependent mapping methods are used to map design into available resources [9, 10]. However, such an approach is inefficient due to the fact that the quality of post-synthesis mapping is highly dependent on the quality of technology independent optimization step [3]. Recently, efforts have been made to develop methods based on functional decomposition that would allow for efficient utilization of heterogeneous structure of FPGA. The method presented in [11] is designed specifically to implement FIR filters using the concept of distributed arithmetic. In [12] advanced synthesis method based on functional decomposition was proposed that utilizes embedded memory block as large LUTs.

In [13] the modified DA concept was presented that allows for very efficient implementation of DA-LUT blocks in heterogeneous programmable structures. The method introduced there may have great impact on performance of DSP modules based on DA and targeted at modern FPGA architectures.

This paper demonstrates the application of the modified distributed arithmetic concept in FIR filter implementation that is targeted at modern FPGA with heterogeneous structure. Presented results prove that this method allows utilizing heterogeneous resources of programmable structures very efficiently. Comparison of implementation results obtained with modified DA and results of specialized CAD tool demonstrates the superiority of new approach.

Preliminary information
Architectures of modern FPGA

The technological advancements in Field Programmable Gate Arrays in the past decade have opened new paths for digital systems design engineers. The FPGA maintains the advantages of custom functionality like an ASIC, while avoiding the high development costs and the inability to make design modifications after production. An FPGA structure can be described as an array of LUT-based programmable logic elements (cells) interconnected by programmable connections. Each cell can implement a simple logic function (of a limited number of inputs) defined by a designer’s CAD tool. A typical programmable device has a large number (64 to over 1 000 000) of such cells, that can be used to form complex digital circuits. The ability to manipulate the logic at the gate level means that the designer can construct a custom processor to efficiently implement the desired function. The technological advancements in microelectronics in the past decade have changed this picture by introducing embedded specialized blocks into structure of FPGA chip.

Modern FPGA devices have very complex structure. Today’s FPGAs are entirely programmable systems on a chip (SoC) which are able to cover an extremely wide range of applications. The Altera Stratix III and Xilinx Virtex-5 families of devices, both using a 65 nm manufacture process, can be used as examples of contemporary FPGAs. The basic architecture of FPGAs has not changed dramatically since their introduction in the 1980s. Early FPGAs used a logic cell consisting of a 4-input lookup table (LUT) and register. Present devices employ larger numbers of inputs (6-input for Virtex-5 and 7-input for Stratix III) and have other associated circuitry. Another enhancements extensively used in modern FPGAs are specialized embedded blocks, serving to improve delay, power and area if utilized by the application, but waste area and power if unused. Early embedded blocks included fast carry chains, memories, phase locked loops, delay locked loops, boundary scan testing and multipliers. More recently, multipliers have been replaced by digital signal processing (DSP) blocks (which add support for logical operations, shifting, addition, multiply-add, complex multiplication etc.), allowing designers to use methodology known from DSP programming. Some architectures even contain hardware CPU cores.

The basic building block of logic in the Stratix III architecture is the adaptive logic module (ALM). Each ALM contains LUT-based resources that can be divided between two combinational adaptive LUTs (ALUTs) and two registers. Combinational ALUTs may have up to eight inputs. An ALM can implement various combinations of two functions, any function of up to six inputs and certain seven-input functions. In addition to the adaptive LUT-based resources, each ALM contains two programmable registers, two dedicated full adders, a carry chain, a shared arithmetic chain, and a register chain. These dedicated resources allow efficiently implementing various arithmetic functions and shift registers. TriMatrix embedded memory blocks provide three different sizes of embedded SRAM: 640 bit (in ROM mode only) or 320 bit memory logic array blocks (MLABs), 9 Kbit M9K blocks, and 144 Kbit M144K blocks.

Such architecture of modern programmable FPGAs greatly extends the space of possible solution during the process of mapping the design into FPGA structure. Unfortunately this heterogeneous structure of available logic resources greatly increases the complexity of mapping algorithms. The existing heterogeneous structure of FPGA. The existing heterogeneous structure of FPGA.

Modified distributed arithmetic

The distributed arithmetic is a method of computing the sum of products:

\[ y[n] = \sum_{n=0}^{N-1} c[n] \times x[n] \]

where: \( c[n] \) – constants, \( x[n] \) – variables

In many applications, a general purpose multiplication is not required. This is the case of filter implementation, if filter coefficients are time invariant. The partial product term \( x[n] \times c[n] \) becomes multiplication with a constant. Then taking into account the fact that the input variable \( x \) is a binary number:

\[ x[n] = \sum_{b=0}^{B-1} x_b[n] \times 2^b \]

where: \( x_b[n] \in [0,1] \), the whole convolution sum can be described as shown in (3).

\[ y[n] = \sum_{b=0}^{B-1} \sum_{n=0}^{N-1} x_b[n] \times c[n] = \sum_{b=0}^{B-1} 2^b \times f(x_b) \]

Since \( c[n] \) are constant the second sum in (3) can be implemented as a mapping \( f(x_b) \), where \( x_b = (x_b[0], x_b[1], \ldots, x_b[N-1]) \). The efficiency of implementations based on this concept strongly depends on implementation of the function \( f(x_b) \). The preferred implementation is to realize the mapping \( f(x_b) \) as the combinational module with \( N \) inputs. The schematic representation of such implementation is shown in Fig. 1, where the mapping \( f \) is presented as a lookup table (DA-LUT) that includes all the possible linear combinations of the coefficients and the bits of the incoming data samples [1].
DA concept proves to be a powerful technique for implementing MAC unit as a multiplierless algorithm through the use of combinational DA-LUT to store the precomputed values of \( f(x_i) \) (3). The efficiency of implementations based on this concept strongly depends on implementation of DA-LUT representing the function \( f(x_i) \). These blocks have to be efficiently mapped onto FPGA’s logic resources. Since heterogeneous logic blocks are often used in the modern FPGA architectures (Xilinx Virtex-5 and Altera Stratix III series) construction of efficient mapping are utilized in 100%. It happens, when the number of inputs of DA-LUT is equal to \( K_l \), while the number of outputs is equal to \( \lceil \log_2 K_l \rceil + q \), where \( q \) is the number of bits used to represent coefficients \( c[n] \).

**Corollary 1.** To implement \( i \)-th block (DA-LUT\( _i \)) of modified distributed arithmetic described by (5) it is needed at most \( \lceil \log_2 K_l \rceil + q \) LUTs from group \( i \) for which \( L_{in} \) is equal to \( K_l \).

Modification (5) allows to adjust the number of inputs of DA-LUTs of structure presented on Fig. 2 to the size of available logic resources. Then the mapping of each DA-LUT into logic elements is straightforward (Corollary 1). However in some cases not all logic elements used for mapping are utilized in 100%. It happens, when the number of inputs of given DA-LUT is not the multiple of number of outputs of logic element used for mapping.

This issue can be addressed by application of another modification of DA concept. Let represent all coefficients of sum of product from (3) as follows:

\[
\hat{c}[n] = 2^d \times c_A[n] + c_B[n]
\]

where \( c_A[n] \) represents \( d \) least significant bits of coefficient \( c[n] \) and \( c_B[n] \) represents \( q - d \) most significant bits of coefficient \( c[n] \).

Then (3) can be expressed in following way:

\[
y[n] = \sum_{b=0}^{B-1} 2^b \times \sum_{k=0}^{N-1} x_b[k] \times \left(2^d \times c_A[k] + c_B[k]\right) = \sum_{b=0}^{B-1} 2^b \times \sum_{k=0}^{N-1} \left(2^d \times x_b[k] \cdot c_A[k] + x_b[k] \cdot c_B[k]\right) = \sum_{b=0}^{B-1} 2^b \times \left( 2^d \times f_A(x_b) + f_B(x_b) \right)
\]

Function \( f(x_i) \) has been decomposed into two functions \( f_A(x_i) \) and \( f_B(x_i) \). The sum is partitioned into two independent DA-LUTs, one with \( N \) inputs and \( \lceil \log_2 N \rceil + q - d \) outputs and the second with \( N \) inputs and \( \lceil \log_2 N \rceil + d \) outputs. This allows implementing DA architecture as shown in Fig. 3.
the cost of additional adders the number of outputs of DA-LUTs can be reduced.

Application of this concept allows to adjust the number of outputs of DA-LUTs. Application of both described techniques makes it possible to map DA-LUT into heterogeneous architectures of modern FPGAs very efficiently.

**FIR filter implementation tools based on modified distributed concept**

We developed the application that supports decomposition process of FIR filter DA-LUT according to the methodology described in previous section. Software also generates decomposed FIR filter structure description in VHDL. On the current stage of development, tool supports only Altera Stratix FPGAs and our future goal is to extend support to Xilinx Virtex architecture.

**Hierarchical decomposition**

The application allows performing DA-LUT decomposition process in stages controlled manually by the designer. Each step is registered and visualized by the tool in form of tree-like structure. During the process software allows the designer to perform two operations that correspond to two types of DA-LUT decompositions described in previous section: - filter coefficients grouping (5), - splitting filter coefficients into groups of more and less significant bits (7).

Those operations create DA-LUT tables, which may be further recursively decomposed in similar way. Leaves of decomposition tree generated in this way may be interpreted as independent filters. Composition of the tree leaves gives the base filter. Filter coefficients are interpreted as values with variable bit widths. Depending on the size of other coefficients from the group it may be extended with zeros or with sign bit on the MSB position. All coefficients in the group are extended to the size of the largest one in the group. Grouping together negative and positive coefficients results in necessity to add extra sign bit to the positive ones. Coefficients with value equal zero are removed from DA-LUTs to minimize number of table inputs.

The basis of grouping operation is splitting the larger group of coefficients into smaller groups. As the result DA-LUT tables are created, that have less inputs, and that may fit better into target FPGA architecture. Appropriate grouping allows controlling table size (number of bits of the output value), because it is determined by the sum of grouped coefficient values. That provides a means to control the quantity of occupied FPGA resources.

Splitting coefficient's binary representation into groups of more significant and less significant bits enables elimination from DA-LUT series of bits equal to zero on the LSB positions as well as the areas of zero bits that are between MSB and LSB. Additionally this operation may be used to fit DA-LUT table, which number of outputs exceeds the number of outputs of FPGA building block by cutting out MSBs or LSBs that may be put into other FPGA building blocks. The group of the MSB obtained by splitting operation gets additional shift value (Fig. 3). This attribute propagates to next stages of decomposition process and is used to properly construct final adder.

Aforementioned operations may be freely applied and mixed with each other to form a decomposition tree. The software supports design process decisions providing the designer necessary information about the DA-LUT tables size in terms of a FPGA logic cell utilization.

As a result of applied operations, the N-input DA-LUT table is decomposed into the structure of several k-inputs tables and the adder tree. The decomposition process significantly reduces DA-LUT table size.

**Filter structure**

The presented software automatically generates fully parallel DA FIR filter structure and its description in VHDL. The filter is parameterized with the input sample size and its binary format (signed, unsigned). The filter with parallel structure processes one input sample per cycle. It is achieved by multiple instantiation of DA-LUTs according to the number of bits of input samples. Each input bit is processed by DA-LUT table corresponding to its position in binary representation of the sample. FIR filters modules generated by the described software are shown at Fig. 4.

**Preadder for symmetric filters**

If filter is symmetric, pre-adder may be used to sum up samples corresponding to similar filter coefficient values at delay stages. Application of preadder allows halving the number of DA-LUT inputs, but it requires instantiation of additional DA-LUT. The module utilizes N/2 adders, where I is the filter order. Figure 5 presents the scheme of data flow through the tapped delay line, preadder and transposition modules.

Assuming the N-th order filter, processing B bits samples, where \( n \in [0, ..., N-1] \) denotes delay of processed sample, and \( b \in [0, ..., B-1] \) the position of the bit in processing sample, with symmetric coefficients \( c[n]=c[N-n] \), where:

\[
n' = N - 1 - n
\]

If the b-th bit of both \( x[n] \) and \( x[n'] \) is 1, then b-th DA-LUT output includes values \( c[n] \) and \( c[n'] \) which is equal to...
Similar effect is obtained when stimulating only \( n \)-th input of \( b+1 \)-th DA-LUT which outputs has doubled weight. When adding samples \( x[n] \) and \( x[n'] \) where \( n \in \{0, \ldots, N/2-1\} \) the output of \( b \)-th bit adder is connected with input of \( b \)-th DA-LUT, the carry bit is responsible to pass information to \( b+1 \)-th DA-LUT. The need of using additional DA-LUT may be explain performing analogical argumentation for \( b \)-th bit of input sample. Odd-order filters do not require preadder for central coefficient.

2×\( c[n] \). The summed up values have similar bit-widths. In the appropriate weights. The weights are bit shifts – the power of 2. Every level implements additions with identical shifts. With increasing number of tree level, the shift between operands grow three times e.g. \( 1^{\text{st}} \) level 1 bit shift, \( 2^{\text{nd}} \) level 3 bit shift, \( 3^{\text{rd}} \) level 9 bit shift as is presented in Figure 8. If tree is incomplete, in incomplete branch are operands with the largest weight.

**Results**

To evaluate the efficiency of proposed tool a number of decompositions of different FIR filters was carried out. For test real filters were used, which coefficients are easily to be generated or found in literature. We used filters \( h_{1}, h_{2}, h_{3} \) from [14] and \( x_{1}, x_{2} \) from [15], that are 12th, 63rd, 36th, 25th and 60th order respectively. Additionally we have generated number of filters: \( db40_{h} \), \( db40_{g} \), \( sym30_{h} \), \( sym30_{g} \) and \( lp100 \). The abbreviation are low-pass and high-pass 80-taps analysis Daubechies wavelet filters [16], low and high-pass 60-taps analysis symlet filters [4] and 100th order low-pass filter with cutoff at 0.3 sampling frequency, designed using Parks-McClellan algorithm [17]. The coefficients were generated using MATLAB software[18] (Fig. 8). Generated coefficients were represented as double floating point numbers, thus had to be normalized in a way that sum of absolute values of filter coefficients could fit into 16 bits signed integers. For each of aforementioned coefficient sets we generated 4 filters able to process 8 bit signed or unsigned samples or 16 bit signed or unsigned samples (superscripts _08s, _08u, _16s, _16u are used to indicate the configuration).

\[
\begin{align*}
\text{lp100} & = \text{firpm}(100, [0.2 0.3 1], [1 1 0 0]) \\
\text{db40}_{g} & = \text{wfilters}('db40') \\
\text{db40}_{h} & = \text{wfilters}('db40') \\
\text{sym30}_{g} & = \text{wfilters}('sym30') \\
\text{sym30}_{h} & = \text{wfilters}('sym30') \\
\text{lp100} & = \text{firpm}(100, [0.2 0.3 1], [1 1 0 0]) \\
\text{db40}_{g} & = \text{wfilters}('db40') \\
\text{db40}_{h} & = \text{wfilters}('db40') \\
\text{sym30}_{g} & = \text{wfilters}('sym30') \\
\end{align*}
\]

\[
\begin{align*}
\text{lp100} & = \text{firpm}(100, [0.2 0.3 1], [1 1 0 0]) \\
\text{db40}_{g} & = \text{wfilters}('db40') \\
\text{db40}_{h} & = \text{wfilters}('db40') \\
\text{sym30}_{g} & = \text{wfilters}('sym30') \\
\text{sym30}_{h} & = \text{wfilters}('sym30') \\
\text{lp100} & = \text{firpm}(100, [0.2 0.3 1], [1 1 0 0]) \\
\text{db40}_{g} & = \text{wfilters}('db40') \\
\text{db40}_{h} & = \text{wfilters}('db40') \\
\text{sym30}_{g} & = \text{wfilters}('sym30') \\
\text{sym30}_{h} & = \text{wfilters}('sym30') \\
\end{align*}
\]

The syntheses were performed in Quartus 10.1 SP1. The target FPGA platform was Altera Stratix III EP3SL50F484C2 [19]. The optimization method was set to Balanced, project parameters were default, except turned off automatic recognition of RAM, ROM memories and shift registers and automatic RAM balancing. Input and output ports were set as Virtual (implemented module is placed in the middle of the FPGA and behaves as an internal part of a larger system).

![Internal structure of DA-LUT](image)

The adder tree is composed of three and two operand adders and paths propagating signals between tree levels. Signals entering tree inputs are arranged in non-decreasing operands bit-widths order. If tree level is incomplete and it is not possible to carry out addition of all operands with ternary adder, in incomplete branch always the operand with largest number of bits is placed. In implementation described in this paper every tree level has pipeline registers, but in general the structure may be freely pipelined.

**Output adder tree**

The final adder tree sums up outputs from DA-LUTs with appropriate weights. The weights are bit shifts – the power of 2. The summed up values have similar bit-widths. In the current software version tree size depends only on the bit precision of input samples. Operands are grouped according to their weights. The tree forms regular structure. Every level implements additions with identical shifts. With increasing number of tree level, the shift between operands grow three times e.g. \( 1^{\text{st}} \) level 1 bit shift, \( 2^{\text{nd}} \) level 3 bit shift, \( 3^{\text{rd}} \) level 9 bit shift as is presented in Figure 8. If tree is incomplete, in incomplete branch are operands with the largest weight.

![Data alignment in output ternary adder tree](image)
As a reference we used filters generated in commercial software Altera FIR Compiler 10.1 [19]. In reference project the pipeline level parameter was set to 2, (it gives the best ratio of utilized area vs. operational frequency that we consider as quality indicator). As top level module we took the entities describing only FIR filter structure (Avalon ST wrapper was not implemented). Similar to aforementioned implementations top level ports were set as Virtual. The optimization parameter was set to Balanced, and all project options were default.

Table 1 presents summary of implementation results for full set of analyzed configurations for selected filters (db40 – asymmetric filter, lp100 – high order symmetric filter, s1 – low order symmetric filters). The intention was to show the trend of improvement in the implementation quality with growth of input samples bit-width. For other filters Table 1 presents only implementation results for signed 16 bit width data, to show the difference in quality of results between proposed solution and reference and still be legible.

<table>
<thead>
<tr>
<th>Filter name</th>
<th>Proposed Method (PM)</th>
<th>FIR Compiler (FC)</th>
<th>PM/FC QI RATE</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>ALM</td>
<td>FREQ</td>
<td>QI</td>
</tr>
<tr>
<td>db40g_08s</td>
<td>1312</td>
<td>473</td>
<td>2.77</td>
</tr>
<tr>
<td>db40g_08u</td>
<td>1314</td>
<td>495</td>
<td>2.65</td>
</tr>
<tr>
<td>db40g_16s</td>
<td>2638</td>
<td>493</td>
<td>5.35</td>
</tr>
<tr>
<td>db40g_16u</td>
<td>2640</td>
<td>481</td>
<td>5.49</td>
</tr>
<tr>
<td>lp100_08s</td>
<td>1533</td>
<td>415</td>
<td>3.69</td>
</tr>
<tr>
<td>lp100_08u</td>
<td>1524</td>
<td>507</td>
<td>3.01</td>
</tr>
<tr>
<td>lp100_16s</td>
<td>2931</td>
<td>465</td>
<td>6.30</td>
</tr>
<tr>
<td>lp100_16u</td>
<td>2931</td>
<td>472</td>
<td>6.21</td>
</tr>
<tr>
<td>s1_08s</td>
<td>333</td>
<td>467</td>
<td>0.71</td>
</tr>
<tr>
<td>s1_08u</td>
<td>325</td>
<td>538</td>
<td>0.60</td>
</tr>
<tr>
<td>s1_16s</td>
<td>644</td>
<td>518</td>
<td>1.24</td>
</tr>
<tr>
<td>s1_16u</td>
<td>644</td>
<td>533</td>
<td>1.21</td>
</tr>
<tr>
<td>l1_16u</td>
<td>3732</td>
<td>437</td>
<td>8.54</td>
</tr>
<tr>
<td>l2_16u</td>
<td>1745</td>
<td>494</td>
<td>3.53</td>
</tr>
<tr>
<td>l3_16u</td>
<td>1006</td>
<td>500</td>
<td>2.01</td>
</tr>
<tr>
<td>e2_16u</td>
<td>1851</td>
<td>464</td>
<td>3.99</td>
</tr>
<tr>
<td>sym30g_16u</td>
<td>2151</td>
<td>472</td>
<td>4.56</td>
</tr>
<tr>
<td>sym30h_16u</td>
<td>2157</td>
<td>469</td>
<td>4.56</td>
</tr>
<tr>
<td>db40h_16u</td>
<td>2638</td>
<td>461</td>
<td>5.72</td>
</tr>
</tbody>
</table>

Average rate of implementation quality indicator of proposed method vs. reference. 0.76

In Table 1 the number of utilized adaptive logic modules (ALM), operating frequency (FREQ) are presented. As Quality Indicator (QI), after Mayer-Base et al. [20], the ratio of utilized logic to operating frequency was used. The smaller QI is the implementation is better. The last column presents the ratio of quality indicator of proposed method to reference software. The results of implementation of FIR filter based on distributed arithmetic obtained using Quartus II system was not presented in the table, because even for low order filters synthesis algorithms used by this software are inefficient [13]. Additionally for most filters used in comparison, direct generation of DA-LUT from VHDL is impossible because of large number of coefficients, which implies large number of DA-LUT inputs. For presented set of FIR filters, the proposed method gives average quality indicator about 25% better than Altera FIR Compiler. Modified distributed arithmetic method in every case allows less FPGA area utilization and in most of the cases offers higher operating frequencies. The best case was observed for example lp100_16u where quality indicator was 35% smaller than the reference.

Mayer-Base et al. [20] presented comparison of filters l2-l3 and s1-s2 implementations on Cyclone II FPGA with DA method using FIR Compiler software (DA-FC) vs. RAG-n algorithm [21]. These results cannot be directly compared with ones from Table 1, because of very different target FPGA architecture. However the ratios between RAG-n and DA-FC implementations quality indicator (0.60, 0.70, 0.62, 0.49 for s1, s2, l2, l3 respectively) are quite similar to presented PM to FC ratios. Additionally, compared filter coefficients are relatively simple combination of powers of 2, which is advantage for RAG-n algorithm. The difference between quality indicator of DA-FC and RAG-n is decreasing when the filter order grows, while for proposed solution an inverse relation may be observed. Thus we may assume that the proposed method may be alternative for RAG-n algorithm and it will be considered in our future research.

Summary

Distributed Arithmetic is important technique used for implementing digital filters in FPGAs. The vital issue for quality of filter implementation using DA concept is proper mapping of DA-LUT into logic elements of FPGA device. In the article we have discussed details of the modified distributed arithmetic concept that is novel technique for efficient decomposition of DA-LUT targeted for heterogeneous FPGA architectures. We have discussed the basic features of software application designed to support this type of decomposition and presented the details of parallel pipelined DA FIR filter architecture automatically generated by this application. The quality of MDA concept was proven by the series of implementation results obtained for both symmetric and asymmetric FIR filters with different number of taps, ranging from 25 to 121. Presented decomposition method and parallel DA FIR filter architecture compared to typical DA FIR implementations gives in average 25% better results. For most tested filters proposed method produces circuits requiring less FPGA resources and operating at higher frequencies.

Acknowledgments

This work was partly supported by the Ministry of Science and Higher Education of Poland – research grant no. N N516 418538 for 2010-2012.
REFERENCES


[10] Krishnamoorthy S., Tessier R., Technology mapping algorithms for hybrid FPGAs containing lookup tables and PLAs, CAD of Integrated Circuits and Systems IEEE Trans. on, 22, (2003), nr 5, 545-559


Authors: mgr inż. Michał Staworko, Politechnika Warszawska, Instytut Telekomunikacji, ul. Nowowiejska 15/19, 00-665 Warszawa, E-mail: M.Staworko@elka.pw.edu.pl; dr inż. Mariusz Rawski, Politechnika Warszawska, Instytut Telekomunikacji, ul. Nowowiejska 15/19, 00-665 Warszawa, E-mail: Rawski@tele.pw.edu.pl;