Design a High-Performance Memory Controller for a Multimedia SOC

Abstract. Continuously growing functionalities of modern consuming electronics make the major multimedia SOC (system-on-a-chip) chip more complex. Moreover, the integrated multimedia processors and the required memory bandwidth are increasing. Therefore we develop novel memory subsystem, called Smart Memory Controller (SMC), which integrates a novel scheduling/arbitration mechanism, a unified access buffer, multi-level memory access classification/scheduling, and several corresponding hardware modules, to provide a sufficient memory bandwidth for the multimedia processors with high bandwidth requirements. The proposed SMC architecture has been implemented by SystemC/Bluespec/Verilog HDL. The experimental results from whole SMC system illustrates that SMC will arrange enough bandwidth for the channels that have bursting transferring requirement. The fabrication results of SMC are also provided.

Keywords: Memory Access Scheduling, Multimedia System-on-a-Chip, Interconnection Network, SystemC.

Introduction

Due to the continuous improvement of semiconductor technique, the functionalities of modern consuming electronic products are increases, especially in multimedia streaming processing, such as MP3 decoding, MPEG4 encoding/decoding, and voice recording. In order to achieve these requirements, the system-on-chip (SoC) solution is usually adopted, which integrates multiple high performance multimedia processors (MP) in a single chip. These MPs access the system memory via shared on-chip bus. Even MP has the DMA (Direct Memory Access) capability to access memory individually, only one MP is granted to access memory at one time. While multiple multimedia processors process high volume streaming data, it is easily to cause memory contentsions and can not afford enough bandwidths for these MPs. Consequently, the access capability of the memory subsystem is an important factor to affect the performance of whole system.

Therefore a novel memory subsystem, called Smart Memory Controller (SMC), is proposed in this paper, to improve the memory accessing capability while encountering bursting transferring requirement. The whole SMC architecture has been designed by SystemC/Bluespec/Verilog HDL in detail. We also build two SoC systems, SMC Platform and Basic Platform, to perform whole system functional verification and performance evaluation. According to the experimental results, the proposed SMC architecture is a feasible for the high-bandwidth required multimedia environment.

The rest of this paper is organized as follows. Section 2 briefly discusses related works of memory access optimization. Section 3 presents the detailed architecture and execution flow of proposed SMC architecture. Section 4 shows the experimental results of SMC system. Finally, the concluding remark is proposed in Section 5.

Related Works

Vlachos et. al. propose a Programmable Protocol Processor (PRO3) system architecture [3], perform in networking environment and aims in accelerating execution of telecom protocol. In order to provide the large requirement of memory bandwidth, Kornaros et. al. propose a Data Memory Management subsystem(DMM) [1]. The internal scheduler forwards the incoming command from the four ports to the data queue manager giving priority to each port. The data memory controller performs the low level read from data memory and writes to data memory. Then reassembly block organizes the segmented packages and output them. This mechanism is designed for network processor, and its access request and data transfer are regular. Therefore it is not suitable for irregularly access fashions of multimedia processors.

Sonics Inc. proposes a memory controller, MemMax [4], to enhance the efficient of DRAM access for multimedia SOC. It includes a scheduler and a point-to-point interconnection network. When DMA and MPs request to access memory at the same time, the scheduler can arbitrate and grant a MP to access DRAM. The scheduler also can combine the suitable requests to reduce the overhead of single memory transfer. Integrated with proprietary μNetwork and scheduler, the MemMax system can provide good memory bandwidth for multiple MPs. However, it majorly considers the DRAM side scheduling and can not dynamically adjust the channel bandwidth according to MP’s requirement. These drawbacks limit the performance of multimedia SOC system.

Nieh and Lam propose SMART, a scheduler for multimedia and real-Time application [2]. This scheduling algorithm decides the priority by a "value-tuple", which is a tuple with two components: priority and the biased virtual finish time (BVFT).Priority is a static quantity either assigned by the user or assigned the default value; If task A has a higher static priority or if both task A and task B has the same priority and task A has an earlier BVFT, task A has a higher value-tuple than task B. This arbitration mechanism is designed for their proprietary SOC but not suitable for generic multimedia SOC system, so we need to redesign the feasible scheduling mechanism.

The Architecture of Smart Memory Controller

In this section, we will discuss the detailed architecture of Smart Memory Controller (SMC) in former. Then the arbitration mechanism and primitive operations of SMC are discussed later, includes Read and Write operations are introduced in later.
The components of SMC system
The proposed SMC architecture, as shown in Fig. 1, consists of R/W Channels, Interconnection Network, Channel Scheduler, SRAM Scheduler, SRAM System, and DRAM System. The Multimedia Processor (MP), External DRAM, and CPU are attached externally.

**R/W Channel**, as shown in Fig. 2, is the connection interface between SMC and an external MP, which includes four FIFOs and corresponding control registers, can temporarily buffering the data and notify Channel Scheduler for further arbitration and scheduling.

Channel Scheduler arbitrates all simultaneously requests of R/W Channels, then decides one R/W Channel to get grant to transfer data via Interconnection Network. The organization of Channel Scheduler with attached devices is as shown in Fig. 3. It contains three priority queues to store R/W Channel ID number which sends request. Each channel has its dynamic weight. Then the corresponding R/W Channel ID is pushed into a specified priority queue according to its weight for further scheduling. Current states of Channel Scheduler are also updated to SRAM System, and retrieve status from SRAM System.

**SRAM System** is composed by four SRAM Partitions, SRAM Controller, Address Generator, and SRAM Divider, as presented in Fig. 4. SRAM Partitions, used to store the transferring data, are logically divided from unified SRAM buffer. It can improve the performance of data transferring by data locality. Address Generator generates the absolute DRAM addresses for the requests of R/W Channels. SRAM Controller, managed by SRAM Scheduler, is used to control the data transfer. SRAM Divider partitions logical address and keeps the addressing boundaries of each SRAM Partition.

SRAM Scheduler is responsible for scheduling and arbitrating one SRAM Partition to access to the off-chip DRAM. It also controls DRAM System to transfer data to/from off-chip DRAM according to the logical address. The organization of SRAM Scheduler and attached devices are proposed in Fig. 5.

---

**Fig. 1.** The architecture of proposed SMC System.

**Fig. 2.** The architecture of R/W Channel.

**Fig. 3.** The organization of Channel Scheduler with attached devices.

**Fig. 4.** The architecture of SRAM System.

**Fig. 5.** The organization of SRAM Scheduler with attached devices.
The arbitration mechanism of Channel Scheduler

In order to arbitrate the requests of R/W Channels for better utilization and fairness, a novel arbitration mechanism is required for Channel Scheduler. The proposed arbitration algorithm for Channel Scheduler is as listed in Fig. 6. At first, Channel Scheduler creates three priority queues: High_queue, Normal_queue, and Low_queue. The scheduling order of these three priority queues are High_queue, Normal_queue, and Low_queue, respectively. The attached R/W Channels can obtain their corresponding weights according to their actual requirement. The lower_bw and the upper_bw represent the lowest bandwidth and the highest bandwidth which the bus can provide. The actual_bw is the actual bandwidth which the corresponding R/W Channel needs. All of the transferring requests of R/W Channels can be arbitrated according to their actual requirements, assigned priorities, and memory bandwidth.

```c
// Arbitration Algorithm

//Ti: transferring request from R/W Channels.
Priority(Ti): the assigned priority of the request Ti
if (transferring request coming) //initial
push request to “Normal_queue”;
sort “High_queue, Normal_queue, Low_queue” in order;

find top Ti;

if(time_slice != 0)
Pi is granted to access memory;
else
{
if ((Priority(Ti) == “High_queue”) && (actual_bw < upper_bw))
Priority(Ti) = “High_queue”;
else if ((Priority(Ti) == “High_queue”) && (actual_bw > upper_bw))
Priority(Ti) = “Low_queue”;
else if ((Priority(Ti) == “Low_queue”) && (actual_bw > upper_bw))
Priority(Ti) = “Low_queue”;
else if ((Priority(Ti) == “Low_queue”) && (actual_bw < lower_bw))
Priority(Ti) = “Low_queue”;

Ti suspend;
else if ((Priority(Ti) == “Normal_queue”) && (actual_bw > upper_bw))
Priority(Ti) = “Low_queue”;
else if ((Priority(Ti) == “Normal_queue”) && (actual_bw < lower_bw))
Priority(Ti) = “High_queue”;
else
Priority(Ti) = “Normal_queue”;
}
```

Experimental Result

The evaluation platforms of the generic Basic Platform and proposed SMC System are created by CoWare Platform Architect and SystemC HDL, to implements functionalities of multimedia processors and SOC systems, respectively. Both of them are consisted of the same ARM 926EJS, AHB bus, Dual-channel External DRAM, ROM, System RAM, and four multimedia processors/MPs. The difference between these two platforms is Direct Memory Access (DMA) Controller (Basic Platform) and SMC Module (SMC System), to examine the performance enhancement of the proposed mechanisms. The proposed four multimedia processors (MPs), included a MPEG4 Encoder, a MPEG4 Decoder, a MP3 Encoder, and a MP3 Decoder, are configured by several resolutions and bit rates. The MPEG4 Encoder and Decoder can configure by resolutions of 1080p, 720p, 720x480, and 320x200, in 30 frames per second. Meanwhile, the MP3 Encoder and Decoder can configure by the bit rate of 320k.

The experimental results are shown in Fig. 7. “Actual Requirement” denotes the actual transferring requirement of the MP. “Basic Platform” represents the transfer amount of Basic Platform. “MediaMem” denotes the experimental results from our previous MediaMem [5] system to demonstrate the characteristics of static-priority memory access scheduling. “SMC (2 Channels)” and “SMC (4 Channels)” denote the proposed SMC systems whose external DRAM systems are consisted of dual and quad channels, respectively.

The following experiments are configured as two models. “Configuration #1” adopts four MPs by using MPEG4 Encoder (1080p), MPEG4 Decoder (1080p), MPEG4 Decoder (1080p), and MP3 Decoder (320k). The results are shown in Fig. 7 (a). The heavy-gray bars show the actual requirements of four MPs. The MP of MPEG4 Encoder 1080p consumes largest amount of total transfer that requires near thirty times than the sum of the transferring amounts of other three MPs. The dark-gray bar represents the scheduling results of Basic Platform by using DMA controller and fair bus arbitration. Due to the burst transferring requirement of MPEG4 Encoder 1080p, the transferring amount of dark-gray bar is less than required. In contrast, the medium-gray bar denotes the transferring number of MediaMem [5] system by using static-priority scheduling and simple two-level bus arbitration. Although the above mechanisms can prevent the starvations of other three MPs, it still can not deal with the burst transferring requirement of MPEG4 Encoder 1080p. These problems can be solved by SMC (2 Channels), represented by light-gray bar. The external DRAM systems of heavy-gray, dark-gray, medium-gray, and light-gray bars are dual channels,
but SMC (2 Channels) can dynamically arrange more bandwidth to cover the requirement of burst transferring. Its novel scheduling policy still can achieve the requirements of other three MPs. The cyan bar denotes that SMC system is constructed by two external DRAM channels. The proposed SMC system can easily to extend the channel amount to enlarge the total affordable transferring bandwidth without modifying the bus architecture and memory controller. According to the cyan bars in Fig. 7 (b), the external DRAM of SMC that are configured as quad channels achieves near two times transferring amount than dual channels. It also illustrates the scalability of SMC system.

The proposed SMC system is designed by Bluespec and Verilog HDL, and then synthesized by Synopsys Design Compiler and TSMC 0.13 μm cell library. The working frequency can achieve 568 MHz and consume 564933μm². The comprehensive whole system simulation show that proposed SMC can realize the sufficient memory bandwidth for the multimedia processors with high bandwidth requirements. The proposed SMC architecture has been implemented by SystemC/Bluespec/Verilog HDL. The experimental results present that SMC can achieve 568 MHz under TSMC 0.13 μm cell library and consumes 564933μm². The comprehensive whole system simulation show that proposed SMC can utilize total memory bandwidth efficiently, better than DMA-based Basic Platform and our previous MediaMem system, by using novel dynamic-priority Channel Scheduler and SRAM Scheduler.

Conclusions

In this paper, we develop novel memory subsystem, called Smart Memory Controller (SMC), which integrates a novel scheduling/arbitration mechanism, a unified access buffer, and a multiple channel memory, to provide a sufficient memory bandwidth for the multimedia processors with high bandwidth requirements. The proposed SMC architecture has been implemented by SystemC/Bluespec/Verilog HDL. The experimental results from whole SMC system illustrates that SMC can arrange enough bandwidth for the channels that have bursting transferring requirement. The fabrication results present that SMC can achieve 568 MHz under TSMC 0.13 μm cell library and consumes 564933μm². The comprehensive whole system simulation show that proposed SMC can utilize total memory bandwidth efficiently, better than DMA-based Basic Platform and our previous MediaMem system, by using novel dynamic-priority Channel Scheduler and SRAM Scheduler.

Acknowledgments. This work is supported in part by the National Science Council of Republic of China, Taiwan under Grant NSC 100-2221-E-033-043.

REFERENCES


Authors: Prof. Shu-Chi Chu and Mr. Min-Jen Lo are with Department of Information and Computer Engineering, Chung Yuan Christian University, 200, Chung Pei Rd., Chung Li, 32023 Taiwan. E-Mail: slchu@cycu.edu.tw and g9477010@cycu.edu.tw.