

An Improvement of CMOS Voltage Reference

Abstract. This paper presents a CMOS voltage reference design, which is widely used in electronic circuits, both analog and digital circuits. In the conventional, a CMOS voltage reference circuit design composed of several MOS transistors and complicated circuits, the output voltage cannot be adjusted to any levels. Therefore, in this paper proposed the CMOS voltage reference circuit design technique based on current combination circuit, which it was reduced number of MOS transistors and the proposed circuit is able to operate without complex startup circuit. The performance of the proposed circuit is confirmed through PSPICE simulation results, the circuit can be operated with supply voltage varies from 1.85 - 4 V, the output voltage reference is about 500 ± 2.5 mV at wide temperature range of -58°C to 120°C , it has very low temperature coefficient of about 61.19 ppm/ $^\circ\text{C}$, and low power dissipation is 5.51 μW .

Streszczenie. W artykule opisano ulepszone źródło napięcia wzorcowego w technologii CMOS. W ulepszonej technologii wykorzystuje się mniej tranzystorów a możliwość ustawiania napięcia jest bardziej uniwersalna niż w typowych układach tego typu. (Ulepszone źródło napięcia wzorcowego w technologii CMOS)

Keywords: Temperature compensation, CMOS, Voltage reference, Weak inversion.

Słowa kluczowe: in the case of foreign Authors in this line the Editor inserts Polish translation of keywords.

Introduction

The voltage reference circuit was developed and widely applied to electronic circuits which the stable power supply voltage requirement for proper circuit operations such as A/D and D/A converter, DRAM Flash memories, PLLs and others[1-3]. The low-power and low-voltage operations are widely used for portable devices, biomedical sensor and also included shopping intelligence tool in superstore [4-6]. The output voltage of generators are designed with low sensitivity to temperature, fabrication process and power supply variations. The CMOS voltage reference is one of generator circuit that can successfully achieve these requirements [7-9]. In the last few years, many researchers have reported the current and voltage reference circuit design technique to achieve the low temperature sensitivity and supply voltage variations [10-14]. However, conventional implementation of these circuits still composed of several MOS transistors and resistors for generating the bias current. Moreover, the above mentioned circuits are very complex and consumes a large chip area and power consumption [5-15].

Therefore, in this paper presents the CMOS voltage reference circuit design based on the new current summation technique that have opposite temperature coefficient for reference voltage generation which stabilized over process, supply voltage and temperature variations and proposed circuit is able to operate without complex startup circuit which this technique was reduced number of MOS transistors and providing an accurate voltage reference for low supply voltage operations.

Principle of voltage reference circuit

The working principle of a voltage reference propose two parts of the circuit as shown in Fig.1. The first circuit is generated the voltage with a negative temperature coefficient of about -2 mV/ $^\circ\text{C}$, is called complementary to absolute temperature (V_{CTAT}) and the other circuit is generated the voltage with a positive temperature coefficient of about 0.086 mV/ $^\circ\text{C}$, is multiplied by gain K which has proportional to absolute temperature(V_{PTAT}).

The reference voltage generator is summed of CTAT and PTAT currents to generate a reference current (I_{ref})

which is employed for generating the reference voltage (V_{ref}), can be expressed as

$$(1) \quad V_{ref} = (I_{CTAT} + KI_{PTAT})R_{ref}$$




Fig.1. block diagram of a voltage reference circuit

The temperature compensation for reference voltage, the following condition must be achieved a zero-temperature coefficient [3, 8].

$$(2) \quad \frac{\partial V_{ref}}{\partial T} = 0$$

The voltage reference with a temperature coefficient (TC) is formed by the min/max limits for the nominal output voltage over the operating temperature range is defined as follows.

$$(3) \quad TC = \frac{1}{V_{atroomtemp}} \left[\frac{V_{max} - V_{min}}{T_{max} - T_{min}} \right] \cdot 10^6 \text{ ppm}/^\circ\text{C}$$

The voltage reference circuit exhibits a TC limit typically between 20 to 100 ppm/ $^\circ\text{C}$ [16].

Purposed CMOS Voltage Reference circuit

The circuit configuration of CMOS voltage reference is shown in Fig. 2 can be divided into three parts. The first part is composed of transistors $M1$, $M3$ and $R1$ for generating the current with negative temperature coefficient (I_{CTAT}), second part is composed of transistors $M2$ and $R2$ for generating the current with a positive temperature

coefficient (I_{PTAT}) and the last part is current mirror circuit which is consisted of transistors $M4$, $M5$ and $M6$. The $M4$ is defined for summing the current of I_{CTAT} and I_{PTAT} which is independent of temperature and mirrored to the $M6$ for generating the voltage reference (V_{ref}).




Fig.2. Proposed Voltage Reference Circuit

In the first part, the $M1$ and $M3$ are defined to operate in saturation and weak inversion region, respectively. Then, the drain current of $M1$ and the gate-source voltage of $M3$ (V_{gsM3}) is given by

$$(4) \quad I_{D_{M1}} = \frac{1}{2} m_p C_{ox} \frac{W}{L} (V_{GS} - V_{th})^2$$

$$(5) \quad V_{gsM3} = nV_T \ln \left[\frac{I_{ds3} L_3}{I_t W_3} \right] + V_{th}$$

Where V_T is the thermal voltage, can be written as

$$(6) \quad V_T = \frac{kT}{q}$$

Where k is the Boltzmann's constant ($1.38 \times 10^{-23} \text{ J/K}$), q is electric charge ($1.6 \times 10^{-19} \text{ C}$) and T is absolute temperature. The drain current of $M3$ is expressed in term of exponential can be expressed as

$$(7) \quad I_{ds3} = I_t \frac{W_3}{L_3} e^{\frac{q(V_{gsM3} - V_{th})}{nkT}}$$

Where V_{th} is the threshold voltage, W_3 and L_3 is channel width and channel length of MOS transistor, respectively.

$$(8) \quad I_t = 2nm_n C_{ox} \left(\frac{kT}{q} \right)^2$$

Where I_t is the saturation current of the MOS transistor, n is the slope factor, C_{ox} is the gate oxide capacitance per unit area and μ is the electron mobility,

Substituting equation (6), (7) and (8) into (5), then differentiation can be written as

$$(9) \quad \frac{\partial V_{gsM3}}{\partial T} = \frac{V_{gsM3}}{T} - 2n \frac{k}{q}$$

From eq. (9) found that, when increasing temperature the V_{gs} of MOS transistor $M3$ will be decreased which is called V_{CTAT} and the I_{CTAT} is expressed by.

$$(10) \quad I_{CTAT} = \frac{V_{gsM3}}{RI}$$

In the second part, from the circuit as shown in fig. 2 the $M2$ is defined to operate in weak inversion region and V_{R1} is equaled to $V_{GS2} + V_{R2}$. So the voltage drop across $R2$ can be written as

$$(11) \quad V_{R2} = nV_T \ln m$$

Where m is aspect ratio of MOS transistors $M2$ and $M3$, and I_{R2} is proportional to V_T , can be written as

$$(12) \quad I_{PTAT} = I_{R2} = \frac{nkT}{R2q} \ln m$$

From equation (12), found that the current I_{R2} has a positive temperature coefficient; it's clearly seen that when increasing temperature, the current I_{R2} will be increased.

In the last part, the current mirror circuit is composed of transistors $M4$, $M5$ and $M6$. The MOS transistor $M4$ is defined for summing the current of I_{CTAT} and I_{PTAT} which is independent of temperature, can be expressed as

$$(13) \quad I_{ref} = I_{CTAT} + I_{PTAT}$$

By substituting (10) and (12) into (13) can be obtained

$$(14) \quad I_{ref} = \frac{V_{gsM3}}{RI} + \frac{nV_T}{R2} \ln m$$

The current I_{ref} is mirrored from $M4$ to $M6$, then the reference voltage can be obtained as follow.

$$(15) \quad V_{ref} = I_{ref} R3$$

The output reference voltage can be achieved the low temperature coefficient and set at any level by changing the resistance value of $R3$.

Table 1. The parameters of transistors and resistors

Transistors	W/L($\mu\text{m}/\mu\text{m}$)
$M1$	10 / 5
$M2$ - $M3$	50 / 5
$M4$ - $M5$	5 / 5
$M6$	10 / 5
Aspect Ration $M2/M3$	15/1
Resistors	($K\Omega$)
$R1$	1400
$R2$	230
$R3$	544

Simulation results

The simulation results of the proposed voltage reference circuit are verified by PSPICE in a 0.5 μm standard CMOS technology. The device parameters of MOS transistors and the resistors are shown in Table 1, Fig.2. shows the output reference voltage of about 500 mV under temperature variations from -58°C to 120°C and voltage variation less than 2.5 mV, the temperature coefficient is 61.19 ppm/ $^\circ\text{C}$ and the power dissipation is only 5.51 μW at the supply voltage $V_{DD} = 2.0\text{ V}$.




Fig.2. Temperature independence of the voltage reference

Fig.3. shows the currents I_{CTAT} and I_{PTAT} which has negative and positive temperature coefficient, respectively, after that both currents will be summed by $M4$, then mirrored to $M6$ to produce I_{ref} and flow through a resistor ($R3$) to create the V_{ref} .




Fig.3. The currents I_{CTAT} , I_{PTAT} and I_{ref} as function of temperature

Fig.4. shows the reference voltage as a function of supply voltage, which can be successfully operated from 1.85 V to 4.0 V, the reference voltage is set of about 500 mV and voltage variation is about 2.5 mV/V. at room temperature.

As shown in Fig. 5, the reference voltage dependence of the supply voltage range is changed from 2.0 to 3.5 V and different temperatures ($-30, 30$ and 120°C), the line regulation of the reference voltage is about 3.0 mV/V at room temperature.




Fig.4. Reference voltage as a function of supply voltage




Fig.5. Reference voltage versus supply voltage variations and under different temperatures

Conclusion

An improvement of CMOS voltage reference circuit with new technique for current combination circuit which has negative and positive temperature coefficient without startup circuit, this methodology can be reduced the number of MOS transistors, chip area and low power consumption.

The results of simulation for the proposed circuit is shown that the reference voltage is very stable for a wide range of temperature and supply voltage variations.

REFERENCES

- [1] Oguey H., Aebischer D., CMOS Current Reference Without Resistance, *IEEE J. Solid-State Circuits.*, 32 (1997), No.7, 1132–1135
- [2] Banba H., et al. A CMOS bandgap reference circuit with sub-1-V operation, *IEEE J. Solid-State Circuits.*, 34 (1999), No. 5, 670–674
- [3] Huang P., Lin H., Lin Y., A simple subthreshold CMOS voltage reference circuit with channel-length modulation compensation, *IEEE Trans. Circuits Systems II.*, 53 (2006), No. 9, 882–885
- [4] Hongprasit S., Sa-Ngiamvibool W., Aurasopon A., Design of Bandgap Core and Startup Circuits for All CMOS Bandgap Voltage Reference, *PRZEGLĄD ELEKTROTECHNICZNY (Electrical Review)*, 88 (2012), No. 4a, 277–280
- [5] Crepaldi P., Pimenta T., Moreno R., A CMOS low-voltage low-power temperature sensor, *Microelectronics Journal.*, 41 (2010), 594–600
- [6] Crepaldi P., Pimenta T., Moreno R., Zoccal L., Ferreira L., Low-voltage, low-power V_t independent voltage reference for bio-implants, *Microelectronics Journal.*, 43 (2012), 43–49

- [7] Leung K., Mok P., A CMOS voltage reference based on weighted ΔV_{GS} for CMOS low-dropout linear regulators, *IEEE J. Solid-State Circuits.*, 38 (2003), No. 1, 146-150
- [8] Giustolisi G., Palumbo G., Criscione M., Cutri F., A low-voltage low-power voltage reference based on subthreshold MOSFETs, *IEEE J. Solid-State Circuits.*, 38 (2003), No. 1, 151-154
- [9] Dai Y., Comer D., Petrie C., Threshold voltage based CMOS voltage reference, *IEE Proc.-Circuits Devices Syst.*, 151 (2004), No. 1, 58-62
- [10] Bendali A., Audet Y., A 1-V CMOS Current reference with temperature and process compensation, *IEEE Trans. Circuit Syst I.*, 54 (2007), No. 7, 1424-1429
- [11] Ferreira L., Pimenta T., Moreno R., A CMOS threshold voltage reference source for very-low-voltage applications, *Microelectronics Journal.*, 39 (2008), 1867-1873
- [12] Guoyi Y., Xuecheng Z., A novel current reference based on subthreshold MOSFETs with high PSRR, *Microelectronics Journal.*, 39 (2008), 1874-1879
- [13] Xinquan L., et al., A CMOS piecewise curvature-comensated voltage reference, *Journal of Semiconductors.*, 40 (2009), 39-45
- [14] Luca M., et al., A 2.6 nW, 0.45 V temperature-compensated subthreshold CMOS voltage reference, *IEEE J. Solid-State Circuits.*, 46 (2) (2011) 465-474
- [15] Zhou Z., et al., A CMOS Voltage Reference Based on Mutual Compensation of V_{tn} and V_{tp} , *IEEE Trans. Circuits Systems II.*, 59 (6) (2012) 341-345
- [16] Rajarshi P., Amit P., Trimming process and temperature variation in second-order bandgap voltage reference circuits, *Journal of Semiconductors.*, 42 (2011), 271-276

Authors: Wachirapunya Punyawong, Faculty of Engineering, Mahasarakham University, E-mail: wpwmail@yahoo.com; Dr.Worawat Sa-Ngiamvibool, Faculty of Engineering, Mahasarakham University, E-mail:wor_nui@yahoo.com; Dr.Apinan Aurasopon, Faculty of Engineering, Mahasarakham University, E-mail: aurasopon@hotmail.com; Dr.Saweth Hongprasit, Faculty of Engineering, Rajamangala University of Technology Isan KhonKaen Campus, Thailand, E-mail: saweth@psn.co.th