Modulation Algorithm for a Simplified Multilevel AC-DC-AC Converter

Abstract. This paper describes control and modulation algorithm of an interesting new 3-level AC-DC-AC converter topology which is based on well known Neutral Point Clamped (NPC) converter. Main advantage of this approach allows single 3-phase, 3-level converter to be utilized as a full interface between Permanent Magnet Synchronous Generator (PMSG) and the single-phase grid. Study of modulation methods for proposed converter are supported by the simulation. The DC-AC converter is controlled with regard of Field Oriented Control (FOC) principle. The current control of the DC-AC converter is based on the P+Multi-Resonant controller and Second Order Generalized Integrator Phase Locked Loop (SOGI-PLL). The multi resonant structure allows a proper operation of voltage source converter under non-ideal grid voltage. Article describes semiconductor voltage drop and dead time compensation of their influences on converter’s current waveforms. Theoretical background is given.


Keywords: NPC, dead time compensation, voltage drop compensation, component-minimized

Keywords: NPC, dead time compensation, voltage drop compensation, component-minimized

Introduction

Cost optimization of a power converter by reducing the number of power electronic switches was firstly proposed for applications in drive market sector [1], [2], [3]. These attempts were based on the idea of replacing one of the semiconductor branches with a split capacitor bank and connecting a phase wire to its middle, what is shown in Fig. 1. It gives lower number of switching devices comparing to a classical 2-level AC-DC-AC converter which corresponds to reduced number of control channels, IGBT driver circuits etc. (therefore a single standard 6-transistor integrated power module can be used for AC-DC-AC converter). Despite above advantages of converter from Fig. 1 for obtaining sinusoidal current there is a necessity to maintain twice higher DC voltage, what gives higher voltage stress of converter semiconductor devices. This problem can be solved by application of a 3L-NPC introduced in [4]. When this technology was emerging in industry not a single integrated power module product for 3-level devices was available. At the present day manufactures are selling easy to use, integrated half-bridge power modules with clamping diodes. New compact devices make it easier to improve the topology with a split capacitor in DC-link. Thus, the improved topology of an AC-DC-AC converter is shown in Fig. 2. The 3-level NPC in comparison with a 2-level topology has well known advantages [5]:

- reducing generator torque pulsations,
- reduction of the grid filter size,
- lower overall converter losses.

Moreover, a single phase 3-level NPC inverter with a split capacitor branch was described in Chapter 2.3 of [6] for pho...
to voltaic application. It can be concluded that a concept of multilevel converters with reduced switching devices count appears in literature but not as a full AC-DC-AC converter. First section of this article describes the overall control structure, next section and following are describing modulation algorithms for AC-DC and DC-AC parts. The last two sections are reserved for describing solutions for compensation of voltage drop and dead time effects in three phase AC-DC converter.

Overall control structure

AC-DC converter control scheme is based on FOC method [7]. In this scheme reference speed denoted as $\omega_{\text{ref}}$ is compared with measured angular speed $\omega$ (Fig. 3). Obtained error is an input for a PI speed controller that calculates the reference for the current $i_{qr \text{ ref}}$ (responsible for electromagnetic torque). Reference current $i_{dr \text{ ref}}$ is set to be zero. PI current controllers set voltage values of $U_{dr \text{ ref}}$ and $U_{qr \text{ ref}}$ needed for modulation. Control scheme for single-phase DC-AC converter is presented also in Fig. 3, where practical implementation requires operation in convenient abc coordinate system. Because of current being the control variable an AC signal P+Resonant controller firstly proposed in [8] is used. The $\Delta U_{DC}$ voltage is an error calculated by subtraction of measured sum of voltages on lower and upper capacitors ($U_{DC}$) from given DC voltage $U_{DC \text{ ref}}$. Error filtered by a low pass filter with a $f_{\text{cutoff}} = 30$ Hz is entering a PI controller. Output value is then multiplied by a sine function of the grid voltage angle, which is calculated by a SOGI-PLL. Resulting outcome becomes reference value for the P+R current controller. Resonant part of mentioned controller is tuned at the grid frequency $\omega$ for which the highest gain is obtained. Transfer function of a P+R controller is given as:

$$G_{P+R}(s) = K_p + \frac{K_i}{s^2 + \omega^2}$$

Furthermore, it is possible to improve the control structure in order to compensate for higher harmonics in output current when working with a distorted grid voltage. It is done by introducing additional resonant parts to the P+R controller, separately for each individual frequency. Hence, (1) becomes:

$$G_{P+MR}(s) = K_p + \sum_{h=1,3,7,9} \frac{K_h}{s^2 + \omega^2}$$

In this paper, harmonics of the 3rd, 5th, 7th and 9th order were chosen to be compensated Fig. 4). Additional resonant harmonic compensation parts are not affecting the fundamental frequency component because every surplus resonant block is damping only at its own frequency. This structure is known as Proportional Multi-Resonant (PMR) controller [6]. One of most relevant problem is modulation algorithm that needs to consider characteristic features of this topology.

Modulation algorithm for DC-AC converter

From the grid side this converter is nothing more than a simple half bridge NPC converter with three possible to obtain switching combinations (Fig. 5). Proposed modulation method for grid side converter is based on a 1-DM modulator [9].

In this case duty cycle will be determine by (Fig. 6):

• calculation of normalized reference voltage (I),
• choice between two nearest states (II),
• calculating durations for chosen states (III).

Modulation algorithm for AC-DC converter

Converter from the machine (generator) side has 9 possible switching states (Fig. 7) including one zero vector ($V_0$). An example calculation for sector I is presented in Fig. 8. In order to obtain output voltage at each of eight sectors created by them on $\alpha \beta$ plane two vectors closest to the reference vector are used and ($V_0$) in the middle of switching period pro-
Fig. 4. Currents and voltages for AC-DC-AC converter with ideal semiconductor switches. From top: phase to phase voltages, phase currents, grid voltage, grid current after compensating for distorted grid voltage.

Reducing a symmetrical output pulses. This type of modulation method utilizing nine vectors was proposed in [10]. An alternative way for generating switching signals for this type of AC-DC converter was described by Jacobina et al [2]. In this case modulator requires transforming αβ to a stationary coordinate system with two reference voltages U′a and U′b with 60° angle difference between them (Fig. 9). After this transformation is performed two sinusoidal signals can be used in either carrier based, hysteresis or 1-DM modulation for pulse width modulation. Problems that should be considered when implementing a modulation algorithm in a converter with such asymmetrical topology with only two active phases:

- voltage drop on semiconductor switches,
- effect introduced by dead time.

Those problems are different than usually proposed for conventional multilevel topologies [11], because distortions caused by these effects are more noticeable for AC-DC part of the converter than it is for DC-AC part connected to grid.

Compensation – semiconductor voltage drop effect

Simulation model for this AC-DC-AC converter was build in Saber program using Insulated Gate Bipolar Transistor.
Assuming that at zero states voltage error is \( v_{a,b}^{d1} + v_{a,b}^{tr} \) (single transistor and a single NPC diode

Predicted currents are compared with values calculated from transistor and NPC diode data sheets in order to determine state of elements in a and b phases and corresponding voltage drops:

\[
\begin{align*}
i_{on}^{tr} & = V_{CEon} G_{off}^{tr} \\
i_{di}^{tr} & = V_{FDi} G_{off}^{di} \\
i_{on}^{pred} & \leq i_{on}^{tr} \rightarrow i_{a,b}^{on} = V_{CEon} \\
i_{on}^{pred} & > i_{on}^{tr} \rightarrow i_{a,b}^{on} = V_{CEon} + \frac{1}{G_{out}^{a,b}} i_{pred}^{on} \\
i_{di}^{pred} & \leq i_{di}^{tr} \rightarrow i_{a,b}^{di} = V_{FW} \\
i_{di}^{pred} & > i_{di}^{tr} \rightarrow i_{a,b}^{di} = V_{FW} + \frac{1}{G_{out}^{a,b}} i_{pred}^{di}
\end{align*}
\]

Using \( U_{\alpha\text{ref}} \) and \( U_{\beta\text{ref}} \) transformed to 2-phase coordinate system as in 9 a mean value of voltage drop per sampling period is estimated. Assuming that at zero states voltage error is \( v_{a,b}^{d1} + v_{a,b}^{tr} \) (single transistor and a single NPC diode

In order to estimate values of voltage drops phase currents should be predicted for next switching instant.

\[
i_{a,b}^{pred} = i_{a,b}^{old} + \frac{1}{t_s} \int_{t}^{t+s} (v_{a,b}^{d} - v_{a,b}^{tr}) dt
\]

where \( t_s \) is sampling period.

The second case converter currents for are heavily distorted. Effects of voltage drop on semiconductor junctions are compensated by adding a correction to calculated duty cycles. In order to estimate values of voltage drops phase currents should be predicted for next switching instant.

\[
i_{a,b}^{pred} = i_{a,b}^{old} + \frac{1}{t_s} \int_{t}^{t+s} (v_{a,b}^{d} - v_{a,b}^{tr}) dt
\]

Using \( U_{\alpha\text{ref}} \) and \( U_{\beta\text{ref}} \) transformed to 2-phase coordinate system as in 9 a mean value of voltage drop per sampling period is estimated. Assuming that at zero states voltage error is \( v_{a,b}^{d1} + v_{a,b}^{tr} \) (single transistor and a single NPC diode

in a branch are conducting) and in remaining states \( \pm 2v_{a,b}^{tr} \)
we can write:

\[
\begin{align*}
D_a^{+} & = \frac{|U_{a,ref}^{tr}|}{U_{dc}} - \frac{|U_{a,ref}^{sat}|}{U_{dc}} \quad D_a^{0} = 1 - D_a^{+} \\
D_b^{+} & = \frac{|U_{b,ref}^{tr}|}{U_{dc}} - \frac{|U_{b,ref}^{sat}|}{U_{dc}} \quad D_b^{0} = 1 - D_b^{+} \\
D_a^{\pm} & = \left(D_a^{+} \pm 2U_{a,ref}^{tr} + D_a^{0}(U_{a,ref}^{di} + U_{a,ref}^{tr})\right) \operatorname{sgn}(i_a) \\
D_b^{\pm} & = \left(D_b^{+} \pm 2U_{b,ref}^{tr} + D_b^{0}(U_{b,ref}^{di} + U_{b,ref}^{tr})\right) \operatorname{sgn}(i_b)
\end{align*}
\]

Then voltages are transformed to \( \alpha\beta \) coordinate system and added to reference voltages for modulator.

\[
U_{\alpha}^{tr} = \sqrt{\frac{3}{2}} \left(U_{\alpha}^{tr} - \frac{1}{2} U_{\beta}^{tr}\right) U_{\beta}^{tr} = \frac{\sqrt{2}}{2} U_{\beta}^{tr}
\]

Since this converter is using transistors in only two of three phases this effect is clearly visible as asymmetry in phase current amplitudes. Simulation results with applied compensation method are shown in (Fig. 12):

**Compensation - dead time effect**

Because of IGBT devices are turning off much more slower than turning on, there is a need for introduction a delay in control signals of gate drivers in order to prevent short-circuiting the dc bus. This delay is only for rising edge of control signals and usually is set to 1-2.5\( \mu \)s. This effect is more visible for low modulation index and low frequency operation [11]. Fig. 13 is a comparison of currents with ideal converter model and a model with dead time set to 1\( \mu \)s, output frequency is 5Hz. Correction for limiting the effect of dead time is calculated based on current sign and saturation level \( t_{d\text{sat}} \) experimentally chosen to take in consideration noise near current zero crossing. Like in Fig. 13 for \( |i| < t_{d\text{sat}} \) correction value is modeled by two linear functions marked as 1 and 2. Break point separating these two is in \((x_1, y_1)\) coordinates of this point are equal \( x_1 = 0.5t_{d\text{sat}} \).
and \( y_1 = 0.33d_{\text{sat}} \) where \( d_{\text{sat}} = 0.5A \). These values were chosen experimentally. In case when \( |i_{a,b}| > d_{\text{sat}} \), correction is equal to \( \text{sgn}(i_{a,b}) \). Because this specific control signals. When comparing to a classic three-phase conventional NPC converter effects of dead time is even more visible because only two phases are affected by this phenomenon. Also, hence current in the third uncontrolled phase is a sum of two active ones voltage drop on devices leads to higher current flowing through winding of third phase. Results of simulation study shown that applying compensation techniques for voltage drop on semiconductor devices and distortion introduced by dead time leads to better waveforms of output currents.

Described problems are part of the project number 6511/B/T01/2011/40 "Research and development of a simplified three level AC/DC/AC diode clamped converter topology dedicated for use in wind energy applications" funded by National Science Center.

REFERENCES


