Analysis and Design of Hybrid Learning Control scheme for High Performance UPS Inverters

Abstract. This paper presents a high performance control scheme for a single phase uninterruptible power supply (UPS) inverter. In the proposed structure, a learning-type controller eliminates periodic disturbances and therefore guarantees high steady-state performance while an instantaneous feedback controller ensures fast dynamic response of the system. Analysis and design of each controller are presented and a brief stability analysis of the complete system is given. Finally to validate the proposed control scheme, simulation results of the system are presented.

Streszczenie. W artykule opisano metodę sterowania jednotowowym przekształtnikiem stosowanym w systemie UPS. Zastosowano układ uczącego się który gwarantuje płynną pracę systemu. Bazujący na chwilowych wartościach sterownik w sprzężeniu zwrotnym zapewnia dobrą dynamicę. Analiza i projekt hybrydowego uczącego się sterownika w zastosowaniu do systemu UPS

Keywords: Uninterruptible Power Supply (UPS), Repetitive Controller, Deadbeat Controller, Total Harmonic Distortion (THD).

Słowa kluczowe: system UPS, przekształtnik, sterownik.

doi:10.12915/pe.2014.04.09

Introduction

Uninterruptible power supply (UPS) systems are used to provide reliable and well-regulated AC voltages for critical and sensitive loads. The performance of UPS inverter is measured both in terms of steady-state performance, such as voltage regulation and Total Harmonic Distortion (THD), and transient performance, such as response to a sudden change in linear and non-linear load.

Fig. 1. Single-phase full-bridge inverter

Fig. 1 shows a UPS inverter configuration that is commonly used in single-phase UPSs. Instantaneous feedback methods such as multi-loop [1], sliding-mode[2] and Deadbeat control (DBC)[3, 4] demonstrated High quality output voltage and fast dynamic responses. However, these methods alone cannot eliminate the periodic distortion caused by nonlinear loads and parameter uncertainties. As a result, the steady-state performance is low, especially in the case of nonlinear loads. On the other hand, the learning-type controllers such as repetitive controller (RC)[5, 6] and Iterative learning controller [7], basically aim at canceling periodic disturbances. Actually they utilize the repetitive nature of the disturbances while other methods do not. In this method, the output voltage is the only variable needs to be sensed, and the control action needs not to be very fast to achieve high quality output voltage, but sub-cycle response is impossible. So fast dynamic response is not achievable [6].

In this paper, we propose a new hybrid learning controller consisting of a deadbeat controller and a repetitive controller linked in cascade configuration (Fig. 2). The deadbeat controller improves the transient response, while the repetitive controller serves to eliminate the periodic errors resulting from periodic disturbances. The design procedure is presented in detail and the stability of overall system is discussed. Finally, computer simulation results are presented to validate the proposed method.

Dynamic model of the Single-Phase Inverter

Under the assumption that the switching frequency is high enough, the PWM inverter is considered as a voltage source and the dynamic response of a UPS inverter is mainly determined by the LC filter. According to Fig.1 transfer function model can be written as follows [7]:

\[ V_p(s) = G_p(s)U(s) - G_{o}(s)V_p(s) \]

where:

\[ G_p(s) = \frac{rLCS + 1}{LCS^2 + C(r_L + r_p)S + 1} \]

\[ G_o(s) = \frac{rCLS + (L + r_LC)S + r_p}{LCS^2 + C(r_L + r_p)S + 1} \]

In steady state, the second term of (1) is repetitive since the load current is repetitive. By considering the effect of load current \( Q(s) \) as external disturbance \( D(s) \), the model of UPS inverters is:

\[ V_p(s) = G_p(s)U(s) + D(s) \]

Proposed Controller

Fig. 2 shows the proposed hybrid learning controller for single-phase UPS inverter. In this figure, \( Y(z) \) is the system output, \( R(z) \) is the sine reference, \( E(z) \) is error, \( Us_c(z) \) is the RC output and \( U(z) \) is the reference of DB controller. All repetitive disturbances that cause deviation in the output voltage, such as load current and dead-time effect in the inverter switches, are summarized as \( D(z) \). As shown in Fig.2, RC is added in the outside of the closed loop and simply adjusts the command given to the existing DB control system. DB controller emphasizes on dynamic response, while RC specializes in improving steady-state tracking accuracy.

Fig. 2. Block diagram of proposed hybrid learning controller
Principle of Repetitive Control

Repetitive control originating from the internal model principle is a well-known solution for periodic distortions’ rejection problem in a dynamic system [5]. A general closed-loop system with an RC is illustrated in Fig. 4. In this figure, \( K_\text{RC} \) is the RC gain, \( z^N \phi(z) \) is a compensator, \( U_{\text{in}}(z) \) is the output of RC, \( Q(z) \) is a constant or a zero phase low-pass filter, \( G\phi(z) \) is plant and \( N=\text{f}_f/\text{f}_s \) where \( \text{f}_s \) is the fundamental frequency of reference signal and \( \text{f}_f \) is the sampling frequency.

The stability analysis of the repetitive control action is ensured if the error signal \( e_t \) in the closed-loop operation is bounded [5, 6]. For the plant given in Fig. 2, the transfer function of \( E(z) \) can be computed as:

\[
(5) \quad E(z) = \frac{1 - z^{-N}Q(z)}{1 - z^{-N}H(z)} \cdot [(1 - G\phi(z))R(z) - D(z)].
\]

Where:

\[
(6) \quad H(z) = \frac{Q(z) - K_\text{c} z^N \phi(z)G\phi(z)}{1 - z^{-N}H(z)}
\]

sufficient conditions for system stability can be derived by small gain theorem as follows [6]:

\[
(7) \quad \left| H(e^{\text{j}\omega T}) \right| < 1
\]

Error convergence rate and steady-state tracking error are two key criteria to evaluate an RC’s performance. Supposing \( Q(z) = 1 \), due to periodic nature of reference and disturbance signals \( D(z)=z^{-N}D(z) \) & \( R(z)=z^{-N}R(z) \), the error convergence can be derived from (6):

\[
(8) \quad E(z) = H(z)z^{-N}E(z)
\]

Equ. 8 implies after each fundamental period, magnitude of \( E(z) \) is reduced to \( |H(e^{\text{j}\omega T})| \) times of the original value. To achieve fast error convergence \( |H(e^{\text{j}\omega T})| \) must be close to zero. \( |H(e^{\text{j}\omega T})| \) is called error convergence index [5, 6]. Noting that at steady state, the tracking error is periodic, based on Eq. 16, the steady-state error is obtained as:

\[
(9) \quad \left| E(e^{\text{j}\omega T}) \right| = \left| \frac{1 - Q(e^{\text{j}\omega T})}{1 - H(e^{\text{j}\omega T})} \right| |(1 - G\phi(z))R(z) + D(z)|
\]

Based on Eq. 9, in steady state, the reference tracking error \( |1-G\phi(z)R(z)| \) and the error caused by the disturbance \( |D(z)| \) are all reduced to \( |1-Q(e^{\text{j}\omega T})|/|1-H(e^{\text{j}\omega T})| \) times of their original values. \( [1-Q(e^{\text{j}\omega T})]/[1-H(e^{\text{j}\omega T})] \) indicates harmonic rejection capability, and therefore is defined as harmonic rejection index [5, 6]. Note that it is also a function of frequency. For high performance Steady-state tracking error, harmonic rejection index must be designed to be close to zero.

Instantaneous Feedback Controller Design

Fig. 4 shows the proposed cascade deadbeat control scheme for UPS inverter [4]. It consists of two loops, the outer loop controls the output voltage, while the inner loop controls the inductor current. It is fundamental to underline that the sampling frequency of inner current loop is twice the outer voltage loop’s sampling frequency. This avoids instabilities arising from the interaction between the internal current loop and the external voltage loop. Since the load’s dynamics are unknown, the load current will act as a disturbance to the outer voltage loop. Thus decoupling of load current \( i_0 \) is used for the outer loop. Similarly, the output voltage \( v_o \) acts as an exogenous disturbance in the current loop and output voltage’s decoupling is used for the inner loop. Based on Fig. 3, the open loop gain of current loop can be easily described as:

\[
(10) \quad G_i(z) = \frac{1 - e^{-z\alpha \gamma} - 1}{S + \alpha} \cdot \frac{1 - e^{-z\alpha \gamma}}{r_e z - e^{-z\alpha \gamma}}
\]

Where \( 1 - e^{z\alpha /2}/S \) is transfer function of zero-order holder and \( \alpha = r_e \gamma / L \). The characteristic Equation of the closed current loop is:

\[
(11) \quad G_i(z) = z - \left[ e^{-zr_e /2} - K_c \left( e^{-zr_e /2} - 1 \right) \right] = 0
\]

we placed the root of the closed-loop system at the origin of \( z \)-plane to achieve deadbeat effect. The gain \( (K_c) \) is thus designed as [4]:

\[
(12) \quad K_c = \frac{r_e e^{-zr_e /2}}{1 - e^{-zr_e /2}}
\]
Due to its fast dynamics, the designed inner loop can follow the current command faithfully. So in the design of the outer voltage loop, the inner loop voltage is assumed as a constant gain (Kv) for design of outer voltage loop. Under this assumption, the open voltage can be easily described as [4]:

\[ G_v(z) = \frac{1 - e^{-2\pi \frac{z}{f_s}}}{S} \left( r_c + \frac{1}{SC} \right) \]

where \( 1 - e^{-2\pi \frac{z}{f_s}} \) is the transfer function of zero-order hold with 0.5fs sampling frequency. Similarly, the gain (Kv) is designed through deadbeat theory as follows [4]:

\[ K_v = \frac{C}{2T_i - C_r} \]

Finally, the transfer function of closed loop system, can be computed in Eq.16 and using bilinear transform, the digital model of the inverter in no-load condition is:

\[ G_p(z) = 0.5262 + 0.1848 \]

As shown in Fig. 5, the transfer functions of the system have a resonant peak of about 12.4 dB at a frequency of 5200 rad/s. Based on Eq.13 and Eq. 15, the gain of voltage and current loops are computed as K_V = 1.477 and K_C = 2.9503 respectively.

Due to its fast dynamics, the designed inner loop can follow the current command faithfully. So in the design of the outer voltage loop, the inner loop voltage is assumed as a constant gain (K_v) for design of outer voltage loop. Under this assumption, the open voltage can be easily described as [4]:

\[ G_v(z) = Z \left( K_v, K_f \left[ 1 - e^{-2\pi \frac{z}{f_s}} \right] \left( r_c + \frac{1}{SC} \right) \right) \]

Where \( 1 - e^{-2\pi \frac{z}{f_s}} \) is the transfer function of zero-order hold with 0.5fs sampling frequency. Similarly, the gain (K_v) is designed through deadbeat theory as follows [4]:

\[ K_v = \frac{C}{2T_i - C_r} \]

Finally, the transfer function of closed loop system, can be computed based on Eq.1 and Fig.3 as:

\[ V_p(s) = \frac{LCS^2 + C \left( k_r r_c + 1 \right) s + k_k k_v}{LCS^2 + C \left( k_r r_c + 1 \right) s + k_k k_v} V_m^0(s) \]

\[ + r_l LCS^2 + \left( CK_r r_c - C_r r_l - L \right) s + \left( k_k k_v - r_k \right) s + k_k k_v \]

Case Study Design for hybrid controller

The parameters of the system are listed in Table 1. Based on Eq.1 and using bilinear transform, the digital model of the inverter in no-load condition is:

\[ G_p(z) = 0.5262 + 0.1848 \]

As shown in Fig. 5, the transfer function has a resonant peak of about 12.4 dB at a frequency of 5200 rad/s. Based on Eq.13 and Fig. 15, the gain of voltage and current loops are computed as K_v = 1.477 and K_c = 2.9503 respectively. Based on Eq.16 The closed loop transfer function of DB controlled system is:

\[ G_{DB}(z) = \frac{0.5026z + 0.1745}{z^2 - 1.41z + 0.8465} \]

Frequency response of deadbeat controlled system is shown in Fig.5. The bandwidth of the system is about 7800 (rad/sec).

<table>
<thead>
<tr>
<th>Table 1. Parameter of plant</th>
<th>Symbol</th>
<th>value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Rated RMS voltage</td>
<td>( V_{ref} )</td>
<td>110 (RMS)</td>
</tr>
<tr>
<td>Reference sin frequency</td>
<td>( f_s )</td>
<td>50 Hz</td>
</tr>
<tr>
<td>Rated power</td>
<td>( P_{ref} )</td>
<td>3 KW</td>
</tr>
<tr>
<td>Filter inductor</td>
<td>L</td>
<td>200 ( \mu )H</td>
</tr>
<tr>
<td>ESR of Filter inductor</td>
<td>( r_L )</td>
<td>0.2 ( \Omega )</td>
</tr>
<tr>
<td>Filter capacitor</td>
<td>C</td>
<td>180 ( \mu )F</td>
</tr>
<tr>
<td>ESR of Filter capacitor</td>
<td>( r_C )</td>
<td>0.05 ( \Omega )</td>
</tr>
<tr>
<td>Switching frequency</td>
<td>( f_{sw} )</td>
<td>15 kHz</td>
</tr>
<tr>
<td>Sampling frequency</td>
<td>( f_s )</td>
<td>15 kHz</td>
</tr>
<tr>
<td>DC linl voltage</td>
<td>( V_{dc} )</td>
<td>250 V</td>
</tr>
</tbody>
</table>

The compensator (i.e. \( z\Phi(z) \)) is designed to compensate the plant to satisfy stability condition and achieve fast error convergence. Thus we need to make error convergence index \( |H(e^{j\omega f_s})| \) as small as possible, ideally this can be achieved by setting:

\[ e^{-j\omega f_s} \Phi(e^{j\omega f_s}) G_{FB}(e^{j\omega f_s}) = 1 \text{ for } \omega \in [0, \pi f_s] \]

In this case, a simple IIR low pass filter can be used as the LPF part of compensator. Hence \( \Phi(z) \) is selected as:

\[ \phi(z) = \frac{0.09131 z^2 + 0.1826 z + 0.09131}{z^2 - 0.9824 z + 3.477} \]

Frequency response of \( \phi(e^{j\omega f_s}) \), \( G_{FB}(e^{j\omega f_s}) \) is shown in Fig. 5. Next, the time-advance unit \( (\gamma) \) is determined according to the phase characteristics of \( \phi(e^{j\omega f_s}) \), \( G_{FB}(e^{j\omega f_s}) \). It is selected to compensate the phase lag of \( \phi(e^{j\omega f_s}) \).

Simulation Results

To verify the validity of the proposed repetitive control strategy, MATLAB/Simulink simulations are carried out under the test conditions of the International Electrotechnical Commission Standard 62040-3. Fig.7 shows the steady-state response of the proposed hybrid controller for rectifier load. It should be noticed that the output voltage contains only a little amount of high-frequency harmonics.
Based on Table 2, the output voltage THD was 7.8% and 2.45% for open-loop and deadbeat controller respectively, while with the proposed hybrid controller the THD is decreased to 0.19%.

Table 2. THD% of output voltage for nominal non-linear load

<table>
<thead>
<tr>
<th>Controller</th>
<th>Open loop control</th>
<th>Deadbeat Controller [5]</th>
<th>Proposed Method</th>
</tr>
</thead>
<tbody>
<tr>
<td>THD%</td>
<td>7.8</td>
<td>2.45</td>
<td>0.19</td>
</tr>
</tbody>
</table>

Fig. 8 shows the simulation results for step linear loading from 20% to 100% rated output active power (at t=65ms) and load removal from 100% to 20% (t=165ms). The undershoot related to the step load is below 8% and it settles down at 0.4ms. The overshoot due to the step load removal is also below 9% of rated voltage and it settles down after 0.3ms. It can also be seen that the error convergence speed of hybrid RC is also fast. Only about one fundamental cycles are needed for error convergence.

Conclusion

In this paper, a repetitive controller (with zero-error tracking capability) linked with a deadbeat controller (with fast transient response) in cascade configuration is proposed and successfully applied to a UPS inverter. A zero-phase non-causal FIR filter Q(z) is placed on the positive feedback path inside the RC to improve the robustness of the whole system. Simulation results shows that the proposed controller can achieve very low THDs (0.19% in the Worst case) and fast error convergence (less than three fundamental cycles) and good dynamic response. The proposed controller can also be applied to other power electronic applications such as PWM rectifier, grid connected inverter and active filters.

REFERENCES


Authors: Mohammad Javad Qanaatian, MSc Student of electrical engineering, Iran University of Science and Technology, Tehran, Iran, E-mail: ghanaatian@yahoo.com.
Associate professor Abdoreaz Rahmati, School of electrical engineering, Iran University of Science and Technology, Tehran, Iran, E-mail: rahmati@iust.ac.ir