Concurrent Start Tiling of Stencil Computations based on the Transitive Closure of a Data Dependence Graph

Abstract. Stencil computations stand at the core of a wide range of scientific and engineering solutions. Load-balanced execution of stencil kernels, allowing for full utilization of processing units from the very beginning, is therefore the subject of a considerable amount of research. This paper presents a novel approach to generating parallel tiled code of stencil loops, based on the application of the transitive closure of a data dependence graph and a combination of the polyhedral model and the iteration space slicing framework.

Streszczenie. Iteracyjne obliczenia, będące funkcją wartości punktów pewnej przestrzeni w czasie, stanowią podstawę szerokiego zakresu rozwiązań naukowych i inżynieryjnych. Efektywne wykonanie realizujących je pętli programowych, poprzez pełne i zrównoważone wykorzystanie dostępnych jednostek obliczeniowych od samego początku, jest przedmiotem znacznej liczby badań. Artykuł prezentuje nowe podejście do blokowania omawianych pętli, bazujące na zastosowaniu domknięcia przechodniego grafu zależności danych oraz technice podziału przestrzeni iteracji. (Transformacja pętli programowych przez blokowanie z równoczesnym rozpoczęciem obliczeń za pomocą domknięcia przechodniego grafu zależności danych)

Keywords: optimizing compilers, tiling, stencil, transitive closure, parallel computing, dependence graph, code locality
Słowa kluczowe: kompilatory optymalizujące, blokowanie pętli, domknięcie przechodnie, obliczenia równoległe, graf zależności, lokalności kodu

Introduction

Stencil computations are a commonly used class of iterative kernels which involve updating a D-dimensional spatial grid over T time steps. A new value of each grid point at time $t$ is defined as a function of the values of neighboring points at the time steps preceding $t$. Algorithms for solving partial differential equations as well as image processing methods are the examples of scientific problems where computations following the aforementioned pattern can be often encountered.

From the implementation perspective, a stencil kernel comprises a set of nested loops iterating over a time domain and spatial dimensions respectively, with actual calculations taking place in the innermost nest. Fig. 1 shows a sample 2-point stencil kernel, updating the values of array $A$.%

```plaintext
for (t=1; t<T; ++t) {
    for (i=1; i<N; ++i) {
        A[t][i] = A[t-1][i-1] + A[t-1][i+1];
    }
}
```

Fig. 1. Code of a sample 2-point stencil kernel

Obviously, a low locality of data accesses spread along all dimensions leads to reduced performance and makes stencil codes a subject to applying optimization techniques. Tiling is a key code transformation for improving both spatial and temporal localities by means of grouping the points of an iteration space into smaller blocks (tiles), therefore allowing for an efficient use of hardware registers and a cache memory.

In this paper, a novel approach to tiling stencil computations based on the application of the transitive closure of a data dependence graph is presented. Additionally, we demonstrate how to deal with inter-tile dependences, which in turn allows for parallel execution of generated tiles with a concurrent start of computations.

Background

The presented algorithm exploits a combination of the Polyhedral Model [3] and the Iteration Space Slicing framework [10, 14].

In this paper, we deal with affine loop nests where lower and upper bounds, array subscripts, and conditionals are affine functions of surrounding loop indices and symbolic constants, and the loop steps are known constants. A loop nest is perfectly nested if all its statements are contained in the innermost nest.

A statement instance $s(I)$ is a particular execution of a loop statement $s$ for a given iteration $I$. Two statement instances $s_1(I)$ and $s_2(J)$ are dependent if both access the same memory location and if at least one access is a write. $s_1(I)$ and $s_2(J)$ are called the source and the target of a dependence, respectively, provided that $s_1(I)$ is executed before $s_2(J)$. The sequential ordering of statement instances, denoted $s_1(I) \prec s_2(J)$, is induced by the lexicographic ordering of iteration vectors, or by the textual ordering of statements if $I = J$. An iteration vector can be represented by a $k$-integer tuple of loop indices in $\mathbb{Z}^k$ iteration space. Consequently, a dependence relation is a mapping from tuples to tuples of the form $\{\text{source} \rightarrow \text{target} : \text{constraints}\}$, where source defines dependence sources, target defines dependence targets, and constraints is a Presburger formula that imposes constraints on the variables and/or expressions within source and target tuples. Throughout this paper, we use the syntax of Barvinok [12] to present the results of calculations on sets and relations.

A code transformation is performed by means of extracting program slices – sets of statement instances that can affect the values of memory locations at some points of interest – and separating an iteration space into subspaces. The overall process starts with the program analysis phase which translates the code to its polyhedral representation and computes data dependences. Then, algorithms aimed at optimizing the code manipulate the integer sets of the polyhedral model to find a more efficient execution order of statement instances, respecting the data dependences. Eventually, the code generation phase restores a high level, but optimized, representation of the original program.

Let us remind that "The key step in calculating an iteration space slice is to calculate the transitive closure of the data dependence graph of the program" [10]. Given a tuple relation $R$, its positive transitive closure is defined as follows:

$$R^+ = \{ e \rightarrow e' | e \rightarrow e'' \in R \land \exists e''' s.t. e \rightarrow e''' \in R \land e''' \rightarrow e' \in R^+ \}.$$ (1)

The transitive closure of a data dependence graph and, in particular, its application to given iterations of interest, provide a solution to the problem of finding all transitively dependent points of an iteration space that must be included in a slice. Techniques for computing the transitive closure of a data dependence graph are presented in papers [4, 13].
Tiling algorithm

To demonstrate the proposed algorithm, let us consider the working example from Fig. 1 with the 6 x 9 iteration domain. The dependences of the loop nest can be described by the following relations:

\[ R1 := \{(t, i) \rightarrow (t+1, i+1) : 1 \leq t \leq 5 \text{ and } 1 \leq i \leq 8\}; \]

\[ R2 := \{(t, i) \rightarrow (t+1, i-1) : 1 \leq t \leq 5 \text{ and } 2 \leq i \leq 9\}. \]

We start with forming initial tiles of the size 3 x 3. Fig. 2 illustrates the 6 x 9 iteration space and the dependence graph, where vertices represent the iterations of the loop nest, and directed edges connect pairs of dependent iterations. The dashed lines form initial tiles, grouping the iterations into blocks T00, T01, T02, T10, T11, T12. A tile identifier corresponds to its position relative to the iteration space axes.

Fig. 2. Iteration space with initial 3 x 3 rectangular tiles

Tiling is said to be valid if tiles are executed atomically without violating data dependencies. Clearly, scanning the initial rectangular tiles in the lexicographic order is invalid due to not respecting inter-tile dependences. That is, iteration (2,4) is executed after iteration (1,3) is finished. However, iteration (2,3) is dependent on the result of iteration (1,4). To respect dependences among tiles we may proceed as follows. First, from each tile we remove the iterations that are the targets of either direct or transitive dependences whose sources are contained in the other tiles. This leads to the removal of iterations \{(2,3), (3,2), (3,3)\} from T00, iterations \{(2,4), (2,6), (3,4), (3,5), (3,6)\} from T01, and iterations \{(2,7), (3,7), (3,8)\} from T02. As a result, we have formed the first set of independent subtiles, namely T00', T01', and T02', presented in Fig. 3. Next, we subtract the iterations belonging to all extracted subtiles from the original iteration space and repeat the procedure above, however, this time without considering the dependences originated from any of the already formed subtiles. This implies the removal of iteration (3,3) from T00, iterations \{(3,4), (3,6)\} from T01, and iteration (3,7) from T02, which eventually forms subtiles T00''\', T01''\', and T02''\'. The procedure is repeated until each iteration within each original tile is assigned to any of subtiles. As far as the working example is considered, the final result is presented in Fig. 4.

Fig. 3. Computed subtiles (shaded) and the remaining iterations

In a formal way, initial rectangular tiles can be represented by a parametric set TILE that defines the iterations included in a tile identified by symbolic constants \((tt, ii)\). For the working example, set TILE is defined as follows:

\[ TILE := \{tt, ii\} : t := 1 + 3tt \text{ and } tt := 1 \text{ and } t := 3 + 3tt \text{ and } tt >= 0 \text{ and } i := 1 + 3ii \text{ and } ii := 2 \text{ and } i := 3 + 3ii \text{ and } ii >= 0\}. \]

For the purpose of determining which iterations should be removed in order to form a subtile, we exploit the following definition of an invalid dependence target for a time period:

**Definition 1.** If for the same time period there exists a direct or transitive dependence whose target belongs to set TILE and its source belongs to a tile with a less or greater identifier than that of TILE, then the target of this dependence is invalid within set TILE.

Forming a set of invalid targets requires the introduc-
tion of two additional sets, namely $TILE_{LT}$ and $TILE_{GT}$. They are parametric sets that for given values of symbolic constants representing any tile of interest contain the iteration points belonging to tiles of the same time period, and of less or greater identifiers, respectively. As far as the working example is considered, these sets are defined as follows:

$$TILE_{LT} = \{ [t, ii] | tt < 1 \text{ and } ii > 0 \}$$

$$TILE_{GT} = \{ [t, ii] | tt > 1 \text{ and } ii < 0 \}$$

To obtain a set of invalid targets within a tile we use the operation of the application of relation $R$ to set $S$, which results in the range of relation $R$ with domain $S$:

$$R(S) = \{ e' | \exists e \in S \text{ s.t. } e \rightarrow e' \in R \}$$

Therefore, by applying the relation representing the positive transitive closure of a data dependence graph, $R^+$, to sets $TILE_{LT}$ and $TILE_{GT}$, and subtracting the results from the original space $TILE$, we are able to extract the first parametric subset:

$SUBTILE1 := TILE - R^+(TILE_{LT}) - R^+(TILE_{GT})$.

The remaining iterations of the original set $TILE$ can be obtained with the following formula:

$TILE2 := TILE - SUBTILE1$

To form subsequent subtiles, we iteratively carry out the following steps: (1) form sets $TILE_{LT2}$ and $TILE_{GT2}$ corresponding to $TILE2$, (2) apply the relation of the positive transitive closure to those sets, (3) subtract the results from $TILE2$.

To generate parallel tiled code, we apply the following scheme. The outermost loop enumerates tiles in the increasing order of identifier values corresponding to a time dimension. The iterator of this loop represents a time period as that of the original loop nest, respectively; each iteration executes consecutive subtiles in a serial manner. The execution of a single tiling starts with iterating over the ranges of identifier values corresponding to spatial dimensions, which forms a separate and fully parallel loop nest for each tile. In the body of a loop nest responsible for a given set $SUBTILE$ we insert the code produced by means of applying to this set any code generator allowing for scanning its elements in the lexicographic order, e.g. $CLooG$ [2].

Algorithm 1 provides a formal description of the approach presented in this paper.

**Algorithm 1 Tiling for perfectly nested stencil loops**

**Input:** A perfect loop nest of depth $d$; constants $b_1,b_2,...,b_d$ defining the size of a single tile.

**Output:** Parallel tiled code.

1. Form the following vectors and matrix: vector $I$ whose elements are original loop indices $i_1,i_2,...,i_d$; vector $II$ whose elements $ii_1,ii_2,...,ii_d$ define the identifier of a tile; vectors $LB$ and $UB$ whose elements are lower $lb_1,...,lb_d$ and upper $ub_1,...,ub_d$ bounds of indices $i_1,i_2,...,i_d$ of the original loop nest, respectively; vector $V$ whose all $d$ elements are equal to the value 1; vector $\emptyset$ whose all $d$ elements are equal to the value 0; diagonal matrix $B$ whose diagonal elements are constants $b_1,b_2,...,b_d$ defining a tile size.

2. Perform a data dependence analysis to produce a set of relations describing all the dependences in the original loop nest. Remove redundant dependences applying any well-known technique.

3. Compute the positive transitive closure $R^+$ of the union of all the relations returned by step (2) applying any known algorithm.

4. Form a set $TILE$ including the iterations belonging to a parametric tile defined with parameters $i_1,...,i_d$ as follows:

$$TILE([I,B]) = \{I | B'II+LB \leq I \leq \min(B'^+(II'+1)-LB,B_UB) \text{ and } B \geq 0 \}$$

5. Form a set $II_SET$ including the identifiers of all tiles:

$$II_SET = \{ [III] | III \geq 0 \text{ and } B'II+LB \leq UB \}$$

6. $k \leftarrow 0$

7. **while** $TILE \neq \emptyset$ **do**

7.1 Form a set $TILE_{LT}$ as the union of all the tiles whose identifiers are lexicographically less than that of $TILE$, and which are in the same time period as that of $TILE$, as follows:

$$TILE_{LT}([I,B]) = \{I | B'II+LB \leq I \leq \min(B'^+(II'+1)-LB,B_UB) \text{ and } II \lt II \prime \}$$

7.2 Form a set $TILE_{GT}$ as the union of all the tiles whose identifiers are lexicographically greater than that of $TILE$, and which are in the same time period as that of $TILE$, as follows:

$$TILE_{GT}([I,B]) = \{I | B'II+LB \leq I \leq \min(B'^+(II'+1)-LB,B_UB) \text{ and } II \gt II \prime \}$$

7.3 $k \leftarrow k + 1$

7.4 Compute a tiling as follows:

$$SUBTILE_k := TILE - R'(TILE_{LT}) - R'(TILE_{GT})$$

7.5 Subtract the computed tiling from the iteration space:

$$TILE := TILE - SUBTILE_k$$

8. Generate the outermost loop with iterator $ii_1$, ranging from 0 to $(ub_1 - lb_1) / b_1$ inclusive.

9. **for** each set $SUBTILE_k$ **do**

9.1 Generate a fully parallel loop nest of the rest $ii_2,...,ii_d$ iterators, ranging from 0 to $(ub_n - lb_n) / b_n$ inclusive, $2 \leq n \leq d$.

9.2 In the body of the innermost loop insert the tiled code generated by means of applying any code generator scanning the elements of set $SUBTILE$ in the lexicographic order.

---

**Related work**

A considerable amount of research has been carried out to devise a tiling scheme to maximize a locality and parallelism. In contrast to our approach, well-known techniques are based on the Affine Transformations framework.

Attempts to circumvent the problem of inter-tile dependencies, inhibiting a concurrent start, by means of partitioning are not new. Paper [8] discusses the split tiling technique, based on dividing each tile into two subregions, thereby enabling a concurrent start. The paper also investigates the benefits of overlapped tiling which eliminates inter-tile dependencies through the introduction of redundant calculations in adjacent tiles.

More recently, paper [9] presents the implementation details of the diamond tiling scheme. This technique employs affine transformations to divide an iteration space into parallelepipeds.

Stencil kernels expose a significant degree of parallelism, which makes them amenable to execution on massively-parallel architectures. Some works have looked at offloading stencil computations to GPUs. Paper [7] uses trapezoidal shapes obtained by means of the split tiling technique. **Hybrid hexagonal tiling** [6] improves the diamond tiling scheme to make the shape of tiles more suitable for GPGPU.

The algorithm presented in this paper derives from the previous work described in [5] which formalized the basis of
forming and reshaping tiles by means of the application of the transitive closure of a data dependence graph. However, that paper focuses on improving the locality of a general class of perfectly nested loops, without exploring opportunities for parallel execution.

Results of experiments
The algorithm presented in this paper was implemented in a tool which exploits Polyhedral Extraction Tool [11] for extracting a polyhedral model, and uses Integer Set Library [13] for performing dependence analysis and manipulating integer sets and relations. After finding subtiles, code is generated into the TC optimizing compiler1.

The correctness of the approach was verified by means of comparing the results obtained through execution of original and transformed loop nests. For experiments, we have chosen a 3-point kernel of a 1-D heat equation solver with non-periodic boundaries as a representative example of stencil computations. The hardware and software configuration of the environment used for the experiments is presented in Table 1. The parallelism of tiled code was represented by means of the OpenMP API [9]. The problem size and serial code execution time are shown in Table 2. The results of the experiments are summarized in Table 3.

Table 1. Environment used for experiments

<table>
<thead>
<tr>
<th>Processor</th>
<th>Intel Core i7-4790</th>
</tr>
</thead>
<tbody>
<tr>
<td>Clock</td>
<td>3.6 GHz</td>
</tr>
<tr>
<td>Number of cores</td>
<td>4</td>
</tr>
<tr>
<td>Number of threads</td>
<td>8</td>
</tr>
<tr>
<td>L1 data cache / core</td>
<td>32 KB</td>
</tr>
<tr>
<td>L2 cache / core</td>
<td>256 KB</td>
</tr>
<tr>
<td>L3 cache / socket</td>
<td>8192 KB</td>
</tr>
<tr>
<td>RAM memory</td>
<td>8 GB @ 1333 MHz</td>
</tr>
<tr>
<td>Linux kernel</td>
<td>3.16.0 x86_64</td>
</tr>
<tr>
<td>Compiler</td>
<td>gcc 4.8.2</td>
</tr>
<tr>
<td>Compiler flags</td>
<td>-O3 -fopenmp</td>
</tr>
</tbody>
</table>

Table 2. Problem size and serial code execution time

<table>
<thead>
<tr>
<th>Problem size</th>
<th>Sequential execution time [ms]</th>
</tr>
</thead>
<tbody>
<tr>
<td>1000 x 3600000</td>
<td>5353.378</td>
</tr>
</tbody>
</table>

Table 3. Parallel execution times and speed-up of tiled code

<table>
<thead>
<tr>
<th>Block size</th>
<th>TC parallel execution time [ms]</th>
<th>TC parallel speed-up</th>
</tr>
</thead>
<tbody>
<tr>
<td>50 x 5000</td>
<td>582.597</td>
<td>9.1888</td>
</tr>
<tr>
<td>50 x 10000</td>
<td>587.066</td>
<td>9.1189</td>
</tr>
<tr>
<td>50 x 25000</td>
<td>604.018</td>
<td>8.8629</td>
</tr>
<tr>
<td>100 x 5000</td>
<td>579.795</td>
<td>9.2332</td>
</tr>
<tr>
<td>100 x 10000</td>
<td>574.736</td>
<td>9.3145</td>
</tr>
<tr>
<td>100 x 25000</td>
<td>576.125</td>
<td>9.2920</td>
</tr>
<tr>
<td>125 x 5000</td>
<td>587.435</td>
<td>9.1131</td>
</tr>
<tr>
<td>125 x 10000</td>
<td>572.673</td>
<td>9.3481</td>
</tr>
<tr>
<td>125 x 25000</td>
<td>569.852</td>
<td>9.3943</td>
</tr>
<tr>
<td>150 x 5000</td>
<td>586.451</td>
<td>9.1284</td>
</tr>
<tr>
<td>150 x 10000</td>
<td>571.711</td>
<td>9.3638</td>
</tr>
<tr>
<td>150 x 25000</td>
<td>568.867</td>
<td>9.4106</td>
</tr>
</tbody>
</table>

Conclusion
In this paper, we presented a novel approach to tiling perfectly nested loops of stencil computations. The algorithm is based on the application of the transitive closure of a data dependence graph and a combination of the polyhedral model and the iteration space slicing framework. We demonstrated that this approach generates parallel tiled code whose speed-up is satisfactory for practical needs. The main merit of the presented algorithm in comparison with techniques based on affine transformations is that it allows for arbitrary automatically formed shapes of tiles with a concurrent start.

In our future research, we plan to improve this approach in order to provide a balanced distribution of work among tiles and to increase the granularity of parallel computations. This will allow us to increase the speed-up of parallel tiled code.

REFERENCES


Authors: prof. dr hab. inż. Włodzimierz Bielecki, email: wbielecki@wi.zut.edu.pl; mgr inż. Piotr Skotnicki, email: pskotnicki@wi.zut.edu.pl; West Pomeranian University of Technology, Faculty of Computer Science and Information Technology, ul. Żołnierska 49, 70-210 Szczecin, Poland.

1http://tc-optimizer.sourceforge.net