

Dual-Active-Bridge converter inductance DC-bias current compensation under low and high load conditions

Abstract. Operation of the Dual-Active-Bridge converter in steady state and dynamic conditions are presented in this paper basing on a simulation model taking into account the bridge inductance DC-bias current driven by the volt-second unbalance within PWM cycles. In the paper the bridge operation within the output power range from <1% to the 100% is presented under: a) basic output voltage closed loop control, b) output voltage with proposed DC-bias current compensation control strategies. At this stage of research power losses generated inside of the converter have not been taken into account.

Streszczenie. W artykule prezentuje się pracę przekształtnika typu DAB zarówno w stanie ustalonym jak i stanach dynamicznych bazując na modelu symulacyjnym w którym uwzględniono możliwość występowania składowej stałej prądu dławika spowodowanej niezerową wartością średniej bieżącej jego napięcia. W artykule analizuje się pracę w zakresie mocy równych od <1% do 100% mocy znamionowej gdy przekształtnik pracuje z a) podstawowym sterowaniem ze sprzężeniem od napięcia wyjściowego, b) sterowaniem napięcia wyjściowego z uwzględnieniem zaproponowanych metod kompensacji składowej stałej prądu. W pokazanej analizie nie uwzględniono strat mocy generowanych w przekształtniku. **Kompensacja składowej stałej prądu indukcyjności konwertera z podwójnym mostkiem aktywnym w warunkach niskiego i wysokiego obciążenia.**

Keywords: dual active bridge, DC-bias current, feed-forward control.

Słowa kluczowe: podwójny mostek H, składowa stała prądu, sterowanie feed-forward.

Introduction

Advanced power distribution grids are often considered as smart grids [1]. Generally speaking, such grids rely on various measurements, information exchange by communication means and advanced control actions in order to enable (bidirectional) electric energy flow between energy sources (including renewables and energy storage) and the end user. In addition, the electric energy can be in form of AC and/or DC - this for cost reduction and efficiency reasons [1],[2]. All that together creates challenging system environment in terms of ensuring its safe and stable operation.

Such a system creates opportunities for technologies developments which will facilitate its operation. One of such technology area is energy transformation between two different DC voltage levels within a DC-grid. The solution could come with development of a so called Solid State Transformer, SST [3]. The SST concept, Fig.1, is already in use for same time and with certain assumptions could be considered as a mature technology for low voltage applications. It relies on the Dual Active Bridge, DAB, DC-DC converter topology [4], Fig. 2.

Nevertheless the SST, basing on the DAB, related to medium-to-low DC voltage conversion, Fig. 1, e.g. 10 kV to 380V and power of 1 MW, still calls for attention. Especially in area of its control at all functional levels. The functional levels can be defined as following: 1st) individual DAB converter as a SST Module, SSTM; 2nd) group of DAB converters creating single SST; 3rd) group of SSTs acting inside of a smart grid.

In this paper, as the first step towards complete SST, authors concentrate on control of the 1st functional level, namely single DAB converter depicted in Fig. 2. Appropriate control solution must ensure, inter alia, a) steady-state

operation of the DAB under light load (below 1% of the rated low voltage output power, $P_{DAB,LV}^{rt}$) and full load (100% of $P_{DAB,LV}^{rt}$); b) minimization of undesired DAB inductance DC-bias current (the same as the DAB transformer current), $i_{L,MV}^{dc} = i_{T,MV}^{dc}$ during transients, and in short-term steady-state operation [5],[6], with low overall circuit resistance. For simplicity reasons, the resistance is to be understood here as a combination of the power MOSFET module switches on-state resistance, $R_{DS,on}$ and parasitic resistance of inductance, e_{srL} .

Control aspects of remaining SST functional levels (2nd and 3rd) will be subjects to further discussions and analysis in different publications. In this paper the DC-bias transformer current compensation method is proposed. Effect of low parasitic resistance in the current conducting paths is considered briefly too.

The SST general specification and the DAB basic parameters

As a compromise between grid equipment complexity and grid conduction power losses driven by high current, the medium DC-voltage of SST from Fig. 1, is assumed to be equal to $V_{SST,MV}^{rt} = 10$ kV with $\pm 10\%$ tolerance. This, with assumed SST total rated power of $P_{SST}^{rt} = 1$ MW (ideal lossless conversion), gives the medium DC-voltage side rated current equal to $I_{SST,MV}^{rt} = 100$ A. In such a case it can be assumed that a single 10 kV DC distribution grid line can easily handle up to 15 of such SST devices. As result, the DC-grid line total current will be at level near to $I_{grid,MV}^{dc} = 1.6$ kA. Such assumption leads to relatively low cable cost within a 16 MW DC distribution grid.




Fig. 1. Solid state transformer, SST, general concept. Built of input-series, output-parallel connected SST Modules, SSTM

Rated voltage at the low DC-voltage side is assumed as $V_{SSTM,LV}^{rtd} = 380$ V. It stands for $I_{SSTM,LV}^{rtd} = 2.6$ kA output current. This relatively high current can be handled by properly designed SST output power stage. Nevertheless in most of cases the current will be divided immediately after the SST terminals into smaller currents flowing to the end users.

Basing on such SST general specification, further assumptions for its DAB sub-circuits, SSTM, see Fig. 1, can be made. Assuming that there will be 14 of SSTM in stack, $SSTM_k$ where $k \in \{1, 2, \dots, 14\}$, connected as shown in Fig. 1, the input and output electrical parameters can be specified as in Table 1. The SSTM rated and minimum output powers are $P_{SSTM,LV}^{rtd} = 71.4$ kW and $P_{SSTM,LV}^{min} < 0.714$ kW respectively. Their rated voltages are $V_{SSTM,MV}^{rtd} = 714$ V and $V_{SSTM,LV}^{rtd} = 380$ V. The DAB transformer turns ratio is assumed as $n = V_{SSTM,MV}^{rtd} / V_{SSTM,LV}^{rtd}$.

In order to calculate the DAB inductance, L , the converter efficiency, η_{DAB} , is assumed to be not less than 85 % and at this stage without specific load range defined. The inductance is responsible for the SSTM power transfer.

Formula for calculation of the transferred power depends, inter alia, on the modulation scheme used to control the DAB. In this case the Phase Shift Modulation, PSM, is used. In consequence, (1) is used for purpose of the initial inductance value calculation.[7].

$$(1) P_{SSTM} = \frac{V_{SSTM,MV} V_{SSTM,LV} n \varphi_{SSTM,LV} (\pi - |\varphi_{SSTM,LV}|)}{2\pi^2 f_s L}$$

where: P_{SSTM} – SSTM power transfer [W] assuming lossless conversion; $V_{SSTM,MV}$, $V_{SSTM,LV}$ – medium and low voltages respectively [V]; n – the transformer turns ratio; $\varphi_{SSTM,LV}$ – low voltage side phase shift angle [rad]; L – total DAB inductance; $f_s = 16$ kHz is the switching frequency [Hz].




Fig. 2. The DAB converter general overview

The PSM control scheme assumes variation of the phase shift, φ , between the gate drive signals of the

medium DC-voltage side switches, S_{MV} , and the low DC-voltage side switches, S_{LV} . In considered case phase of the S_{LV} gate drive signals is changed, $\varphi_{SSTM,LV}$. The changes are driven by control scheme No.1 shown in Fig. 5. Of course with the switching pole dead time included. The medium DC-voltage side phase shift is assumed to be $\varphi_{SSTM,MV} = 0$ rad. The $\varphi_{SSTM,LV}$ varies between $-\pi/2$ and $+\pi/2$ rad. Power transfer direction, in this bidirectional circuit, depends on the $\varphi_{SSTM,LV}$ sign. Duty cycle for PSM control is fixed to $D_{MV} = D_{LV} = 0.5$ for both the S_{MV} and the S_{LV} . While $S_1(S_5)$ and $S_4(S_8)$ are ON, the $S_2(S_6)$ and $S_3(S_7)$ are OFF and vice versa. In this paper, for simplicity reasons, the power transfer direction is from MV to LV side.

The initial inductance calculation results can be seen in Fig. 3. They indicate that $L = 46 \mu\text{H}$ should fulfil DAB power transfer requirements even at minimum voltage, $V_{SSTM,MV}^{min} = 642$ V (-10% DC-grid tolerance), at regulated $V_{SSTM,LV}^{rtd} = 380$ V, Fig. 3 dotted line - this with 15% DAB losses taken into account. Finally, $L = 38 \mu\text{H}$ was selected basing on simulations with the given electrical parameters and with a modified control schemes discussed later in this paper. Inductance of the simulation model is located in one place - on MV side of an ideal transformer with turns ratio $n = 2$.

The MV DC-grid, for simplicity reasons, was assumed as a strong DC source. The converter input capacitance was set to relatively large value of $C_{MV} = 100$ mF with $esr_{CMV} = 1$ m Ω . The output capacitance was set to $C_{LV} = 3.03$ mF with its $esr_{CLV} = 4.39$ m Ω , this in order to keep the output voltage ripple below 1%.




Fig. 3. The DAB converter power transfer characteristics for phase shift modulation, PSM, according to (1) as functions of $\varphi_{SSTM,LV}$. Plots drawn for $V_{SSTM,LV} = 380$ V, $V_{SSTM,MV}$ and L given in the plot legend. The inductance $L = 38 \mu\text{H}$ was used in circuit considered in this paper

DAB control scheme No. 1 – basic control

The PSM is considered as the basic control scheme of the DAB. As already described, it simply relays on the $\varphi_{SSTM,LV}$ variation in order to control transfer of electric power from one side of the converter to the other, and this according to (1) or Fig. 3. In a simple control scenario, assuming constant $v_{SSTM,MV}$, the $v_{SSTM,LV}$ is to be controlled. Such control can be realised according to simplified block diagram shown in Fig. 5, with scheme No. 1. In this case the $v_{SSTM,LV}$ is controlled by means of standard closed loop control with output limited PI compensator setting required $\varphi_{SSTM,LV}$. The reference voltage is set to $V_{SSTM,LV}^{ref} = 380$ V. The PI compensator gains were tuned manually for satisfactory simulation results. Such control scheme was applied to the earlier specified DAB and it was modelled in Matlab-Simulink environment.

Simulation results demonstrate presence of significant DC-bias transformer current, $i_{T,MV}^{dc}$ (equal to inductance DC-bias current $i_{L,MV}^{dc}$), in the measured transformer current, $i_{T,MV}^m$, especially during transients, see Fig. 7 to Fig. 9. The $i_{T,MV}^{dc}$, denoted as $i_{T,MV}^{dc,c}$, was calculated as average value of $i_{T,MV}^m$ over each switching period - basing on 62 samples of the $i_{T,MV}^m$. The biggest $i_{T,MV}^{dc,c}$, near 254 A, appears at the beginning of the start-up. Similar situation was observed during the start-up phase of a down scaled laboratory circuit used as a quick qualitative validation of the simulation model built, see Fig. 4.

The DC-bias current in Fig. 4 settles to near 0-level after few switching cycles. This compensation effect is strongly supported by significant IGBT $R_{CE,on} = 80 \text{ m}\Omega$ and $esr_L \approx 50 \text{ m}\Omega$. The resistance effect in such circuit was considered in the simulation model used.




Fig.4. Laboratory measurements of a DAB, zoom of start-up: Ch1 – $v_{DAB,input}$, Ch2 – $i_{T,input}$, Ch3 – $v_{DAB,output}$. The circuit parameters: $V_{DAB,input}^{rt} = 200 \text{ V}$, $V_{DAB,output}^{rt} = 100 \text{ V}$, $f_s = 16 \text{ kHz}$, $L = 400 \mu\text{H}$, $P_{DAB,input}^{rt} = 1 \text{ kW}$

Results with $R_{DS,on} = 55 \text{ m}\Omega$ and $esr_L = 10 \text{ m}\Omega$ can be seen in Fig. 7. They are to be compared with Fig. 8, when $R_{DS,on} = 5.5 \text{ m}\Omega$ as per CAS325M12HM2 component data sheet, for $T_j = 125 \text{ }^\circ\text{C}$ and $V_{GS} = 20 \text{ V}$. It can be seen that initial $i_{T,MV}^{dc,c}$ during start-up, are similar (238 A in Fig. 7 and 254 A in Fig. 8) although declining faster in Fig. 7. Later on advantage of bigger $R_{DS,on}$ is clear (4.6 A at 0.003s; 63 A at 0.015s; -47 A at 0.02s in Fig. 7 vs. 19 A at 0.003s; 93 A at 0.015s; -54 A at 0.02s in Fig. 8 respectively). Such results strongly encourage to reduce the $i_{T,MV}^{dc,c}$ of DAB in case of $R_{DS,on}$ in range of few $\text{m}\Omega$. At this stage effect of the esr_L is not considered for simplicity reasons but generally speaking the lower overall circuit parasitic resistance the more pronounced DC-bias current is.




Fig.5. General overview of the DAB (SSTM) control schemes used: No. I - selector SL_2 in position 1; No. II - SL_2 in position 2 and SL_1 in position 2; No. III - SL_2 in position 2 and SL_1 in position 1

Results shown in Fig. 8 will be used as a base line for further simulation analysis and control solutions evaluation.

During start-up the measured converter output voltage, v_{LV}^m , follows reference ramp profile, V_{LV}^{ref} , (from 0 V to 380 V in 0.01s) and later $V_{LV}^{ref} = 380 \text{ V}$. The DAB runs from 0s to 0.015s under load of $p_{LV}^{min} = 0.357 \text{ kW}$ (0.5% of p_{LV}^{rt}) which stands for steady-state average current $\bar{I}_{LV} = 0.99 \text{ A}$. At time of 0.015s $p_{LV}^{rt} = 71.4 \text{ kW}$ ($\bar{I}_{LV} = 188 \text{ A}$) is switched ON for 5ms. After that the load is equal again to $p_{LV}^{min} = 0.357 \text{ kW}$ till the end of analysis at 25ms. The same profile is used in Fig. 9 and Fig. 10.

The PSM control scheme No. I in Fig. 5 ensures stable operation of DAB converter in load power range from minimum to rated. Nevertheless, the measured transformer current $i_{T,MV}^m$ contains undesired DC-bias component even in short-term steady-state conditions.

DAB control scheme No. II – simple DC-bias current reduction

In order to reduce the $i_{T,MV}^{dc,c}$ additional control loop was added to the basic control scheme No. I from Fig. 5. This created control scheme No. II, see Fig. 5. Additional PI compensator with a feed-forward path was added. The feed-forward constant value was set to 75% of the maximum duty cycle D_{MV} ($D_{MV}^{ffwd} = 0.5 * 0.75 = 0.375$). The 75% and the PI compensator gains were selected manually basing on satisfactory simulation results – this as an initial approach.

The results can be seen in Fig. 9. The initial $i_{T,MV}^{dc,c}$ is now equal to 130 A which is 124 A less than in Fig. 8. The $i_{T,MV}^{dc,c}$ maximum absolute value after reaching $V_{LV}^{ref} = 380 \text{ V}$ is equal to 15.4 A at 0.0103s. Although the transient DC-bias currents are significantly reduced, the short-term steady-state DC-bias current are still too large (about -9 A in average). Therefore further control solution improvements are needed.

DAB control scheme No. III – advanced DC-bias current reduction

As improvement of the control scenario No. II, the constant feed-forward value was replaced by a variable value dependent on the calculated output power level, p_{LV}^c , see scenario No. III in Fig. 5. It has been implemented as a look-up table with profile shown in Fig. 6. The profile was manually set for satisfactory performance, this as an initial setup for purpose of this publication. In future there will be optimized tuning guidelines.




Fig.6. Profile of the look-up table used in control scheme No. III

The nonlinear feed-forward path introduced significant reduction in the $i_{T,MV}^{dc,c}$, see Fig. 10. It's initial value is well under control now. Up to $t = 0.01\text{s}$ the DC current is within pk-pk range of -2 A to 1.4 A. After $t = 0.01\text{s}$ the DC current is within pk-pk range of -16A to 11A. The remaining $i_{T,MV}^{dc,c}$ spikes are related to fast changes of the transformer current in response to the output voltage control actions. The spikes can be further reduced on expense of the control dynamics.




Fig.7. Selected SSTM voltages and currents under control scheme No. I, MOSFET $R_{DS,on} = 55 \text{ m}\Omega$ and $R_{D,on} = 8 \text{ m}\Omega$, selector SL_2 from Fig. 5 in position 1 (only v_{LV} control), $V_{LV}^{ref} = 380 \text{ V}$, $v_{MV} = 714 \text{ V}$, low voltage side load power cycle from $p_{LV}^{min} = 0.36 \text{ kW}$ (0.5%) to $p_{LV}^{max} = 71.4 \text{ kW}$ (100%) and to p_{LV}^{min} at 0.015 s..0.02 s: a) output voltage reference V_{LV}^{ref} , measured output voltage v_{LV}^m , measured output current i_{LV}^m , b) measured transformer MV-side current $i_{T,MV}^m$, c) calculated DC-bias transformer current $i_{T,MV}^{dc,c}$ flowing through the $L = 38 \text{ }\mu\text{H}$




Fig.8. Selected SSTM voltages and currents under control scheme No. I, MOSFET $R_{DS,on} = 5.5 \text{ m}\Omega$ and $R_{D,on} = 8 \text{ m}\Omega$, selector SL_2 from Fig. 5 in position 1 (only v_{LV} control), $V_{LV}^{ref} = 380 \text{ V}$, $v_{MV} = 714 \text{ V}$, low voltage side load power cycle from $p_{LV}^{min} = 0.36 \text{ kW}$ (0.5%) to $p_{LV}^{max} = 71.4 \text{ kW}$ (100%) and to p_{LV}^{min} at 0.015 s..0.02 s: a) output voltage reference V_{LV}^{ref} , measured output voltage v_{LV}^m , measured output current i_{LV}^m , b) measured transformer MV-side current $i_{T,MV}^m$, c) calculated DC-bias transformer current $i_{T,MV}^{dc,c}$ flowing through the $L = 38 \text{ }\mu\text{H}$




Fig.9. Selected SSTM voltages and currents under control scheme No. II, MOSFET $R_{DS,on} = 5.5 \text{ m}\Omega$ and $R_{D,on} = 8 \text{ m}\Omega$, selector SL_2 from Fig. 5 in position 2 and SL_i in position 2 (v_{LV} control and $i_{T,MV}^{dc,c}$ compensation with a PI compensator and feed-forward fixed duty cycle $D_{MV} = 75\%$), $V_{LV}^{ref} = 380 \text{ V}$, $v_{MV} = 714 \text{ V}$, low voltage side load power cycle from $p_{LV}^{min} = 0.36 \text{ kW}$ (0.5%) to $p_{LV}^{max} = 71.4 \text{ kW}$ (100%) and to p_{LV}^{min} at 0.015 s..0.02 s: a) output voltage reference V_{LV}^{ref} , measured output voltage v_{LV}^m , measured output current i_{LV}^m , b) measured transformer MV-side current $i_{T,MV}^m$, c) calculated DC-bias transformer current $i_{T,MV}^{dc,c}$ flowing through the $L = 38 \text{ }\mu\text{H}$




Fig.10. Selected SSTM voltages and currents under control scheme No. III, MOSFET $R_{DS,on} = 5.5 \text{ m}\Omega$ and $R_{D,on} = 8 \text{ m}\Omega$, selector SL_2 from Fig. 5 in position 2 and SL_1 in position 1 (v_{LV} control and $i_{T,MV}^{dc,c}$ compensation with a PI compensator and nonlinear feed-forward function $D_{MV} = f(p_{LV}^m)$, $V_{LV}^{ref} = 380 \text{ V}$, $v_{MV} = 714 \text{ V}$, low voltage side load power cycle from $p_{LV}^{min} = 0.36 \text{ kW}$ (0.5%) to $p_{LV}^{max} = 71.4 \text{ kW}$ (100%) and to p_{LV}^{min} at 0.015 s..0.02 s: a) output voltage reference V_{LV}^{ref} , measured output voltage v_{LV}^m , measured output current i_{LV}^m , b) measured transformer LV-side current $i_{T,MV}^m$, c) calculated DC-bias transformer current $i_{T,MV}^{dc,c}$ flowing through the $L = 38 \text{ }\mu\text{H}$

Table 1. Parameters of the DAB as SSTM

Parameter Name	Value
Input rated voltage, $V_{SSTM,MV}^{rtd}$	714 V
Output rated voltage, $V_{SSTM,LV}^{rtd}$	380 V
Input voltage tolerance, $V_{SSTM,MV}^{tol}$	$\pm 10 \%$
Output rated power, $P_{SSTM,LV}^{rtd}$	71.4 kW
Output minimum power, $P_{SSTM,LV}^{min}$	0.714 kW
Converter inductance, L	38 μH
Input capacitance, C_{MV}	100 mF
Output capacitance, C_{LV}	3.03 mF
Transformer turns ratio, n	2
Switching frequency, f_s	16 kHz
Assumed min efficiency, η_{SSTM}	85 %
Gate drive dead time, T_{dt}	0.5 μs

Conclusions

Control solutions for reduction of DC-bias current in Dual Active Bridge DC-DC converter have been proposed and analysed in this paper. Effect of low resistance in the current conducting path has been considered too.

Presented solutions have been derived basing on detailed simulation model.

A PI compensator combined with a nonlinear feed-forward path basing on a look-up table is recommended as a solution. Further analysis of the proposed solution will be carried on a prototype circuit which is under development.

Authors: dr inż. Radosław Nalepa, Politechnika Wrocławska, Wydział Elektryczny, Katedra Energoelektryki, Wybrzeże Wyspiańskiego 27, 50-370 Wrocław, E-mail: radoslaw.nalepa@pwr.edu.pl; dr inż. Marcin Zygmanski, Politechnika Śląska, KENER, ul. B. Krzywoustego 2, 44-100, E-mail: marcin.zygmanski@polsl.pl; dr inż. Jarosław Michalak, Politechnika Śląska, KENER, ul. B. Krzywoustego 2, 44-100, E-mail: jaroslaw.miochalak@pol.sl.

REFERENCES

- [1] Kumar D., Zare F., Ghosh A., DC Microgrid Technology: System Architectures, AC Grid Interfaces, Grounding Schemes, Power Quality, Communication Networks, Applications, and Standardizations Aspects, *IEEE Access*, 2017, vol. 5, pp. 12230-12256
- [2] Emhemed A. A. S., Burt G. M., An Advanced Protection Scheme for Enabling an LVDC Last Mile Distribution Network, *IEEE Transactions on Smart Grid*, 2014, vol. 5, no. 5, pp. 2602-2609
- [3] Huber J. E., Kolar J. W., Analysis and design of fixed voltage transfer ratio DC/DC converter cells for phase-modular solid-state transformers, *2015 IEEE Energy Conversion Congress and Exposition (ECCE)*, 2015, pp. 5021-5029
- [4] De Doncker R. W. A. A., Divan D. M., Kheraluwala M. H., A three-phase soft-switched high-power-density DC/DC converter for high-power applications, *IEEE Transactions on Industry Applications*, 1991, vol. 27, no. 1, pp. 63-73
- [5] Zhao B., Song Q., Liu W., Zhao Y., Transient DC Bias and Current Impact Effects of High-Frequency-Isolated Bidirectional DC-DC Converter in Practice, *IEEE Transactions on Power Electronics*, 2016, vol. 31, no. 4, pp. 3203-3216
- [6] Peña-Alzola R., Mathe L., Liserre M., Blaabjerg F., Kerekes T., DC-bias cancellation for phase shift controlled dual active bridge, *IECON 2013 - 39th Annual Conference of the IEEE Industrial Electronics Society*, 2013, pp. 596-600
- [7] Barlik R., Nowak M., Grzejszczak P., Power transfer analysis in a single phase dual active bridge, *Bulletin of Polish Academy of Science, Technical Sciences*, 2013, vol. 61, no. 4, p. 20