Voltage-Mode First-Order Allpass Filter with Grounded Capacitor and Electronic Controllability

Abstract. A design and analysis of a voltage-mode first order allpass filter using the voltage differencing current conveyor (VDCC) is proposed in this paper. The synthesis of the proposed allpass filter is based on the connection of the voltage-mode lossy integrator and voltage-mode subtraction with single VDCC, single grounded capacitor and two resistors. The proposed filter is simple structure and grounded capacitor is attractive for integrated circuit implementation. The proposed circuit doesn’t use the active building block with multiple output current output terminal which is easy the design by using commercially available IC. The phase response of the proposed first order allpass filter is electronically tuned via the DC bias current of VDCC. The proposed filter doesn’t require the matching condition for simultaneously adjusting two parameters to control the phase response. The simulation results of the proposed filter are based upon the TSMC 0.18 μm CMOS process and ±0.9V supply voltages.

Streszczenie. Przedstawiono projekt i analizę filtra pierwszego rzędu wykorzystującego układ VDCC, uziemiona pojemność i dwa rezistory. Odpowiedź fazowa jest łatwa do strojenia za pośrednictwem prądów. Filtr napięciowy pierwszego rzędu z uziemiałonym kondensatorem i elektronicznym strojeniem

Keywords: VDCC; Allpass filter; Electronic controllability.

Słowa kluczowe: układ VDCC (voltage differencing current conveyor), filtr pierwszego rzędu.

Introduction
The first-order allpass filter or well-known as phase shifter circuit is utilized to delay the sinusoidal output phase from the sinusoidal input phase with equal magnitude of the output signal for all operational frequency. For the first order allpass system, the phase of output waveform can be shifted from –180° to 0° or from 0° to 180°. It is also called as the phase shifter circuit. This filter is important in many analog signal processing systems for examples communication system, measurement and instrument system, biomedical system etc. [1]

There has been continuous increase in the design of electronic circuit using the active building block [2-8]. The well-known active building blocks are OPAMP, OTA and CCII. These active elements offer the flexibility and convenience to design the circuit by using minimum component count. The voltage differencing current conveyor (VDCC) [9] is interesting active element. It is electronically controllable active building block, where its transconductance gain ($g_m$) can be adjusted via DC bias current.

The VDCC based circuits have been introduced in the open literature. These circuits include sinusoidal waveform generator [10-13], capacitance multiplier [14], second generation current conveyor [15-18], inductance simulator [9, 19-20], ladder filter [21] and first order filter [22-23]. The first-order voltage-mode filter using z-copy controlled gain voltage differencing current conveyor (ZC-CGVDCC) is presented in [22]. The circuit comprises single ZC-CGVDCC and single grounded capacitor. The phase variation is electronically adjusted. However, this first-order filter requires the active building block with multiple output current terminals. Some circuits (Figs. 6-8) use floating capacitor. Also, the filters in Figs. 2, 3, 4, 7 and 9, need matching condition during adjusting the phase response (simultaneously adjusting two parameters for controlling the phase response).

This contribution presents the circuit topology of simple voltage-mode first-order allpass filter employing VDCC as active element. The proposed filter uses one grounded capacitor, two resistors and one VDCC. The angle phase of the voltage output signal can be electronically adjusted via bias current. The proposed first-order allpass filter is verified with Pspice simulation with 0.18 μm TSMC CMOS process parameters to confirm the theory. The given results agree well with theoretical expect.

Theory and Principle

Basic Concept of VDCC

Voltage differencing current conveyor (VDCC) is the active building block used in this design. The principle of VDCC is firstly proposed by Biolek, et al. [8]. Later, the CMOS internal construction of VDCC and its application are proposed by Kacar, et al. [9]. This active device is composed of a transconductance amplifier (OTA) and second generation current conveyor (CCII). The p and n circuit symbol of VDCC is illustrated in Fig. 1(a). The x terminal is the low impedance output voltage port. The z and w terminals are the high impedance input voltage port. In this design, it is required only single w terminal. The DC bias current $I_B$ is employed to adjust the transconductance ($g_m$) of VDCC. The electrical behaviour for each terminal of VDCC is characterised by

$$
\begin{pmatrix}
    i_w \\
    i_p \\
    i_z \\
    v_x \\
    i_n
\end{pmatrix} =
\begin{pmatrix}
    0 & 0 & 0 & 0 & 0 \\
    0 & 0 & 0 & 0 & 0 \\
    g_m & -g_m & 0 & 0 & 0 \\
    0 & 0 & 1 & 0 & 0 \\
    0 & 0 & 0 & 1 & 0
\end{pmatrix}
\begin{pmatrix}
    v_w \\
    v_p \\
    v_z \\
    v_x \\
    i_n
\end{pmatrix}
$$

(1)

The implementation of CMOS VDCC is shown in Fig. 1(b). With this structure, the transconductance is given as
where $\mu$ is the effective channel mobility. $C_{ox}$ is the gate oxide capacitance per unit area. $W$ is the channel width and $L$ is the channel length [18].

$$g_m = \sqrt{\mu C_{ox} (W/L)} I_B.$$  

(2)

Proposed Voltage-Mode Filter

A simplified schematic of the proposed voltage-mode first order allpass filter with single VDCC, one grounded capacitor and two resistors is shown in Fig. 2. The synthesis of the proposed filter is based on the connection of the voltage-mode lossy integrator and voltage-mode subtraction. Performing a routine analysis and using Eq. (1), the voltage transfer function of the circuit in Fig. 2 is expressed as

$$H(s) = \frac{V_{out}}{V_{in}} = \frac{R_2}{R_1} \frac{g_m}{sC + g_m} - \frac{R_2}{R_1} + 1.$$  

(3)

According to Eq. (3), if $R_2 = 2R_1$, the voltage transfer function of the proposed circuit has the following form

$$H(s) = \frac{V_{out}}{V_{in}} = \frac{g_m}{sC + g_m} - \frac{R_2}{R_1} + 1.$$  

(4)

As seen in Eq. (4), the proposed circuit is the first-order system. If $s = j\omega$, the magnitude of the voltage gain is found as

$$H(\omega) = \frac{V_{out}}{V_{in}} = 1.$$  

(5)

The phase variation is given as

$$\theta(\omega) = -2 \tan^{-1}\left(\frac{\omega C}{g_m}\right).$$  

(6)

Substituting the transconductance as appeared in Eq. (2) into Eq. (6), the phase variation of the proposed circuit is given by

$$\theta(\omega) = -2 \tan^{-1}\left(\frac{\omega C}{\sqrt{\mu C_{ox} (W/L)} I_B}\right).$$  

(7)

Non-Ideal Analysis

Taking the influence of various non-ideal port-transfer ratios of VDCC into account, the relationship of the port voltages and currents of VDCC can be rewritten as:

$$\begin{bmatrix} i_n \\ i_p \\ i_z \\ i_w \\ i_{xv} \\ i_{xi} \\ i_{vn} \\ i_{xi} \\ i_{en} \end{bmatrix} = \begin{bmatrix} 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 \\ g_m & -g_m & 0 & 0 \\ 0 & 0 & \beta & 0 \\ 0 & 0 & 0 & \alpha \end{bmatrix} \begin{bmatrix} v_p \\ v_r \\ v_n \\ v_x \\ v_v \end{bmatrix},$$  

(8)

where $\beta = 1 - \epsilon_x$ represents the voltage gain error from $x$ to $z$ terminal, $\alpha = 1 - \epsilon_c$ represents the current gain error from $x$ to $w$ terminal. $\epsilon_x$ is the voltage tracking error and $\epsilon_c$ is the current tracking error where $\epsilon_x << 1$ and $\epsilon_c << 1$. Taking these voltage and current gain errors into account, the voltage transfer function of Fig. 2 becomes

$$H(s) = \frac{V_{out}}{V_{in}} = \beta \alpha R_2 \frac{g_m}{sC + g_m} - \frac{R_2}{R_1} + 1.$$  

(9)

According to Eq. (3), if $R_2 = 2R_1$, the voltage transfer function of the proposed circuit has the following form

$$H(s) = \frac{V_{out}}{V_{in}} = 2\alpha g_m (\beta - 1) + g_m - sC (2\alpha - 1).$$  

(10)

Subsequently, if $s = j\omega$, the magnitude of the voltage gain is found as

$$H(\omega) = \frac{V_{out}}{V_{in}} = \sqrt{\frac{4\alpha g_m (\beta - 1) + g_m^2}{C(2\alpha - 1)^2 + \omega^2}}.$$  

(11)

The phase variation is given as

$$\theta(\omega) = -2 \tan^{-1}\left(\frac{\omega C}{2\alpha g_m (\beta - 1) + g_m^2}\right).$$  

(12)
(12) \[ \theta(\omega) = -\tan^{-1}\left(\frac{\omega C (2\alpha - 1)}{2\alpha g_m (\beta - 1)+ g_m}\right) - \tan^{-1}\left(\frac{\omega C}{g_m}\right). \]

The voltage and current gain errors affect both the voltage gain and phase variation.

**Simulation Results**

The proposed circuit in Fig. 2 based on the CMOS VDCC instruction in Fig 1(b) is designed and simulated using LEVEL 7 Pspice parameters from TSMC 0.18\(\mu\)m [26]. The width (W) and length (L) of the PMOS and NMOS transistor are listed in table 1. The bulk terminal of all NMOS transistors is connected to \(V_{SS}\) while the bulk terminal of all PMOS transistors is connected to \(V_{DD}\). The voltage power supplies and DC bias current are set to \(V_{DD} = -V_{SS} = 0.9\) V, \(I_A = 100\) mA, and \(I_B = 24.5\) \(\mu\)A. With these conditions, the simulated properties of VDCC are as follows: \(g_m =207\) \(\mu\)AV, \(\beta=0.999\) and \(\alpha=0.994\). The circuit is designed to have the 90° phase difference of input and output signal at 1 MHz frequency, with \(I_B = 24.5\) \(\mu\)A, \(C = 33\)pF, \(R_1=50k\) and \(R_2=100k\). With these values of active and passive elements, the simulated power consumption is 0.492 mW. The variation of magnitude and phase with respect to frequency is shown in Fig. 3. The simulated magnitude and phase at 1MHz frequency are - 87.58°, 0.203dB, respectively. Besides, the phase response can be tuned electronically by bias current as shown in Fig. 4. In this result, the bias current, \(I_B\) is changed to 10\(\mu\)A, 20\(\mu\)A and 40\(\mu\)A. The phase angle at 1MHz frequency is located at -114.09°, -93.64° and -75.82°, respectively.

**Table 1. W/L of the MOSFET in the VDCC [8]**

<table>
<thead>
<tr>
<th>Transistor</th>
<th>W ((\mu)m)</th>
<th>L ((\mu)m)</th>
</tr>
</thead>
<tbody>
<tr>
<td>M1-M4</td>
<td>3.6</td>
<td>1.8</td>
</tr>
<tr>
<td>M5-M6</td>
<td>7.2</td>
<td>1.8</td>
</tr>
<tr>
<td>M7-M8</td>
<td>2.4</td>
<td>1.8</td>
</tr>
<tr>
<td>M9-M10</td>
<td>3.06</td>
<td>0.72</td>
</tr>
<tr>
<td>M11-M12</td>
<td>9</td>
<td>0.72</td>
</tr>
<tr>
<td>M13-M14</td>
<td>14.4</td>
<td>0.72</td>
</tr>
<tr>
<td>M15-M16</td>
<td>0.72</td>
<td>0.72</td>
</tr>
</tbody>
</table>

The DC transfer characteristic of the proposed first order voltage-mode allpass filter is shown in Fig. 5. It is indicated that the proposed filter works well when apply the magnitude of input voltage below 550mV. The simulated time domain response in Fig. 6 is the input and output waveform where the sinusoidal voltage signal with 55mV, \(f=1\)MHz, is applied as input. Also, the output waveform for different \(I_B\) values is illustrated in Fig. 7. THD analysis of the proposed filter given in Fig. 8 is performed at 1 MHz for various sinusoidal peak input voltages.

**Conclusions**

The proposed first order voltage-mode allpass filter based on VDCC is implemented using 0.18\(\mu\)m TSMC CMOS process. The circuit realization employs one VDCC, one grounded capacitor and two resistors. The proposed filter offers a variable phase response through the electronically tunable bias current of VDCC. The proposed filter is simulated by Pspice program. The proposed filter consumes a power of 0.492mW from \(\pm 0.9\) V power supply.

**Acknowledgments.** This work is funded by Suan Sunandha Rajabhat University.

**Authors:** Prungsak Uttaphut, Department of Electrical Technology, Faculty of Industrial Technology, Suan Sunandha Rajabhat University, Dusit, Bangkok, 10300, Thailand E-mail: prungsak.ssru@hotmail.com.

The correspondence address is: Prungsak Uttaphut, e-mail: prungsak.ssru@hotmail.com.
REFERENCES

[1] Iamarejin, A., Maneewan, S., Suwanjan, P., Jaikla, W., Current-mode variable gain first-order allpass filter employing CFTAs, Przegląd Elektrotechniczny, 89 (2013), n 2, 238-241


[18] Biolek, D., Senani, R., Biolkova, V., Kolka, Z., Active elements for analog signal processing, classification, review and new proposals, Radioengineering, 17 (2008), n. 4, 15-32


[25] Sangyaem, S., Siripongdee, S., Jaikla, W., Kacar, F., Five-inputs single-output voltage mode universal filter with high input and low output impedance using VDDDAs, Optik, 128 (2017), 14-25