Tomasz RYMARCZYK^{1,2}, Michał OLESZEK¹, Tomasz CIEPLAK³, Konrad NIDERLA^{1,2}, Przemysław ADAMKIEWICZ^{1,2}

Research & Development Centre Netrix S.A.(1), University of Economics and Innovation (2), Lublin University of Technology (3)

doi:10.15199/48.2020.04.21

A hybrid device for the acquisition of electrical tomography measurement data

Abstract. The hybrid device for measuring data acquisition from electric tomography is used to monitor the level of moisture in the walls, however, due to the universality of the measurement method, it can also be used for objects with different electrical properties. As the name suggests, the hybrid tomograph is designed to combine two measurement methods (EIT impedance measurement methods and ECT capacitance measurement methods). The device has been equipped with current and voltage phase shift measurement systems at individual measuring points. The main problem in the design of measuring devices based on EIT technology is to ensure the correctness of current regulation in a wide range of impedances of the measured objects while maintaining minimum values of forced voltage and ensuring notimal signal-to-noise ratio. Unlike its predecessors, the hybrid version 2.0 was based on the complex FPGA Altera Cyclone IV and Cyclone V, which in turn allowed us to use parallel function blocks independent of each channel. The measuring roles have been divided into eight systems.

Streszczenie. Hybrydowe urządzenie do akwizycji danych pomiarowych z tomografii elektrycznej służy do monitorowania poziomu wilgoci w ścianach, jednak ze względu na uniwersalność metody pomiarowej może być również stosowane w przypadku obiektów o różnych właściwościach elektrycznych. Jak sama nazwa wskazuje, tomograf hybrydowy ma za zadanie połączenie dwóch metod pomiarowych (metody pomiaru impedancji EIT i metody pomiaru pojemności ECT). Urządzenie zostało wyposażone w układy pomiaru przesunięcia fazowego prądu i napięcia w poszczególnych punktach pomiarowych. Podstawowym problemem przy projektowaniu urządzeń pomiarowych opartych na technologii EIT jest zapewnienie poprawności regulacji prądu w szerokim zakresie impedancji mierzonych obiektów przy zachowaniu minimalnych wartości napięcia wymuszonego i zapewnieniu optymalnej wartości sygnału do szumu stosunek. Hybrydowa wersja 2.0 w przeciwieństwie do swoich poprzedników została oparta na układzie FPGA Altera Cyclone IV i Cyclone V, co z kolei pozwoliło nam na użycie równoległych bloków funkcyjnych niezależnie od każdego kanału. Role pomiarowe zostały podzielone na osiem układów. (Hybrydowe urządzenie do akwizycji danych pomiarowych z tomografii elektrycznej).

Keywords: electrical impedance tomography, electrical capacitance tomography, sensors. **Słowa kluczowe:** elektryczna tomografia impedancyjna, elektryczna tomografia pojemnościowa, sensory.

Introduction

The hybrid 2.0 device is intended to be used to monitor the moisture content of walls, however, due to the universality of the measurement method [1], it can also be used for objects with different electrical properties. As the name suggests, the hybrid tomograph is designed to two measurement methods (impedance integrate measurement method eit, and capacitance measurement method ect). The first versions of the hybrid tomograph were based on microprocessor systems, the measurements were performed sequentially on 8/16/32 channels and the sampling rate oscillated at the level of 100kSps, the measurement with the capacitive method was carried out independently (sequentially) from the impedance method which resulted in a significant extension of the measurement time. In the further stages of project development, there was a need to create a faster version. The hybrid version 2.0, unlike its predecessors, was created based on the Algae Cyclone IV and Cyclone V FPGA chip system, which in turn allowed us to use parallel function blocks independent of each channel. The measuring roles are divided into 8 Cyclone IV systems, one for four measurement inputs which are coupled with the ADS8588 multi-channel A / D converter and 0V signal exceedance detection systems have a measuring function. The signal so measured is then partially filtered using the FIR2 filter, then the RMS voltage and the phase shift of the signal between the excitation current and the voltage are calculated. In principle, the system is to be used to measure the moisture of walls, but due to the universality of the measurement method can find its application in studying the structure of many other non-dielectric objects [2-19]. Optimization methods use such methods as [20-32].

Development of a 4-channel measuring card

The work on the measuring block began with the development of a four-channel measuring card using a

programmable logic system. This card contains the basic elements needed to perform the correct impedance measurement of the object. As the source of the excitation signal, two fast DAC converters were used with which the FPGA system generates the excitation signal with a given amplitude. One of the systems serves as the signal source, the other one is used to adjust the amplitude of the excitation signal. The signal thus prepared is transmitted to the current measuring block which, together with the ADC converter, creates a feedback loop for regulation. The current value is controlled by the FPGA system which sequentially checks the correctness of the current value. If it is correct, the measurement is made on the channels that are not involved in the signal forcing process. Data collected in this way is saved in individual RAM memory for each channel. Simultaneously with the start of data collection, the function block calculating the rms value of the measured signal begins to work. Thanks to the use of specialized function blocks, it is possible to obtain the calculated value of 2 periods of the clock signal after the data collection by the measuring block has been completed. The data measured in this way is transferred to the next ram memory, then the sequencing block switches the excitation signal to the next pair of electrodes using the multiplexer. Such a process is carried out cyclically, after completing a whole series of measurements, a flag is displayed informing HPS about readiness of data to be downloaded and the measurement process begins again. In the HPS Processor, after receiving information on the readiness of data, the functions performing data transmission from the computer via Ethernet or RS232 are called. The FPGAs used, due to the possibility of performing many operations at the same time, significantly accelerate the measurement process, the element limiting the measurement speed is the need to collect samples from at least one excitation signal period for a given electrode configuration at an excitation frequency of 1Khz, lasts 1ms x 4 channels = 4ms. The impact of the data processing and transmission process has no noticeable effect on the speed of work. Below is a block diagram of the 4-channel system operation.



Fig. 1. Block diagram of the measuring system operation.

Below is a picture of a 4-channel system with a development board with an Intel Altera Cyclone V FPGA chip.



Fig. 2. 4-channel system with a development board with an Intel Altera Cyclone V FPGA chip.



Development of the measuring card

Fig. 3. Block diagram of the measuring card.

The measuring card consists of four active electrodes containing blocks forming the measured signal along with gain control and zero point detection of the measured voltage. Together with the FPGA Cyclone IV system and ADC converter it performs a measuring function. The signal filtration process, calculation of RMS value, signal phase measurement takes place there, then the data prepared in the way via buses is forwarded to the control unit. Below is the block diagram of the measuring card.

The signal measured through amplifiers with high input impedance is transmitted to the system of measuring amplifiers with adjustable gain and then in order to reduce the effect of interference resulting from 50 Hz on the highorder active third-order filter. Then the amplified and filtered signal is transmitted to the zero point detection system consisting of a set of compensated comparators by means of which the sinusoidal signal is transformed into a rectangular one with an amplitude acceptable for the inputs of the FPGA system. The electrical diagram of the measuring card input block is shown in Fig.3.



Fig. 4. Measurement card after assembly.

Development of the central unit of the device

The mainboard performs the data and address functions of the individual blocks, additionally on the main board there is a power supply unit that converts voltage from a constant voltage of 12V (battery) to + 5V, +15, -15, 3.3V, 1.2V, 2.5V respectively required for correct operation of individual function cards. In addition, the battery control and charging system is integrated in the power supply unit. One of the other functions that the motherboard performs is the generation of a forced current signal together with the signal correctness control system and checking the quality of the electrode connection.



Fig. 5. Block diagram of of the motherboard layout.

Due to the logic of the system's operation, the power generation block has been placed on the motherboard. Due to the requirements for a wide measuring range of the system, it must ensure a minimum uncertainty of forced current regulation. It was built based on two DACs. One is the function of the signal generator and the other serves to adjust the amplitude value of the forced signal. The adjustment process takes place via the digital feedback loop implemented inside the fpga system, similarly to the case of the measuring cards, the Intel Altera Cyclone IV EP4CE10 chip was used. This solution allows for full control over both the value and the shape of the excitation current so that it allows the use of signals of various shapes as the excitation signal. The block diagram of the motherboard layout is shown below. Additionally, the main board has a zero point detection system for the current value from which the signal transmitted via the signal forming block goes to the measuring cards as a reference to the phase shift measurement.

Development of a control and data processing unit

The data controller was built on the foundation of the de0 nano soc board containing the Intel Altera Cyclone V fpga chip which, in addition to fpga blocks, has a built-in two-core Cortex A9 processor. The control and measurement system collects data from individual measurement cards via fpga blocks, transfers configuration data to individual measurement blocks and supervises the correctness of measurements. The user interface along with reconstruction mechanisms is performed by the processor along with the Linux system



Fig. 6. Block diagram of the device.

Communication between the supervisory unit and individual system components takes place via parallel buses (address and data) to which virtual RAM memories have been connected on the side of individual components. Individual cards have their own individual addresses, thanks to which the data controller has been provided with access to data as one consistent RAM memory. Four less significant bits in addressing data are used to select the memory cell from which the data are to be downloaded, while the 3 above to select the card number. Due to the need to address 128 bytes, the 8-bit address bus has not been used. The diagram below shows how to connect the signals of individual system components.



Fig. 7. Block diagram of connection the signals of individual system components.

Individual measuring cards, after detecting their individual address on the address bus, switch data lines from the high impedance state to the output mode connected to the data memory of the ram, thanks to which the control unit gains direct access to the measured data in individual measuring cards. The way of communication with the parallel ram memory is presented below. The desired data appears on the data bus in the second clock signal period after setting the address on the selected card.

Device tests

The first work on starting and testing the device took place on the table. As a measurement phantom, a test element was used. It is a board containing 32 leads connected with each other with a set of resistors allowing for testing the correctness of the device operation.



Fig. 8. Works on starting the CT system, first attempts of measurements on a resistive phantom.



Fig.9. Appearance of the device during assembly.

In the next stage of work, the device was tested in terms of correctness of current regulation and electrical compatibility with measuring electrodes on the real object



Fig. 10. Hybrid tomograph 2.0 to use the tomograph to measure the test wall.

Conclusion

This article presents the construction of a hybrid tomography 2.0 based on electric tomography. The device can be used to measure objects with different electrical properties. The hybrid tomograph is designed to combine two measurement methods, impedance measurement method and ECT capacitance measurement method. The device has been equipped with current and voltage phase shift measurement systems at individual measuring points. The presented solution was based on Altera Cyclone IV and Cyclone V FPGA processors, which in turn allowed the use of parallel function blocks regardless of each channel. The device has been equipped with current and voltage phase shift measurement systems at individual measuring points. The correctness of current regulation in a wide range of impedances of measured objects has been ensured while maintaining the minimum values of the applied voltage and ensuring an optimal signal to noise ratio.

Authors: Tomasz Rymarczyk, Ph.D. Eng., University of Economics and Innovation, Projektowa 4, Lublin, Poland/ Research & Development Centre Netrix S.A. E-mail: tomasz@rymarczyk.com; Michał Oleszek, Research & Development Centre Netrix S.A., Email: michal.oleszek@netrix.com.pl; Tomasz Cieplak Ph.D., Lublin University of Technology, Nadbystrzycka 38A, Lublin, Poland, E-mail: t.cieplak@pollub.pl; Konrad Niderla, University of Economics and Innovation, Projektowa 4, Lublin, Poland/ Research & Development Centre Netrix S.A. E-mail: konrad.niderla@netrix.com.pl; Przemysław Adamkiewicz, Ph.D., University of Economics and Innovation, Projektowa 4, Lublin, Poland/ Research & Development Centre Netrix S.A. E-mail: p.adamkiewicz@netrix.com.pl;

REFERENCES

- Oleszek M., Rymarczyk T., Adamkiewicz P., Next generation of hybrid tomograph for acquisition of measurement data, 2019 Applications of Electromagnetics in Modern Engineering and Medicine, PTZE 2019, 2019, 125-129
- [2] Beck M. S., Byars M., Dyakowski T., Waterfall R., He R., Wang S. J., Yang W. Q., Principles and Industrial Applications of Electrical Capacitance Tomography, Measurement and Control, September, 30 (1997), No. 7.
- [3] Borcea L, Electrical impedance tomography, Inverse Problems, 18 (2002), 99–136.
- [4] Grudzien K., Romanowski A., Chaniecki Z., Niedostatkiewicz M., Sankowski D., Description of the silo flow and bulk solid pulsation detection using ECT, Flow Measurement and Instrumentation, 21 (2010), No. 3, 198-206.
- [5] Holder D., Introduction to biomedical electrical impedance tomography Electrical Impedance Tomography Methods, History and Applications, Bristol, Institute of Physics, 2005.
- [6] Kryszyn J., Radzik B., Olszewski T., Szabatin R., Smolik W., Single-shot high-voltage circuit for electrical capacitance tomography, Measurement Science and Technology, 28 (2017), No. 2, 025902.
- [7] Kryszyn J., Wanta D. M., Smolik W. T., Gain Adjustment for Signal-to-Noise Ratio Improvement in Electrical Capacitance Tomography System EVT4, IEEE Sens. J., 17 (2017), No. 24, 8107–8116.
- [8] Majchrowicz M., Kapusta P., Jackowska-Strumiłło L., Sankowski D., Acceleration of image reconstruction process in the electrical capacitance tomography 3d in heterogeneous, multi-gpu system, Informatyka, Automatyka, Pomiary w Gospodarce i Ochronie Środowiska (IAPGOŚ), 7 (2017), No. 1, 37-41.
- [9] Nowakowski J., Ostalczyk P., Sankowski D., Application of fractional calculus for modelling of two-phase gas/liquid flow system, Informatyka, Automatyka, Pomiary w Gospodarce i Ochronie Środowiska (IAPGOŚ), 7 (2017), No. 1, 42-45.
- [10] Romanowski A., Big Data-Driven Contextual Processing Methods for Electrical Capacitance Tomography, in IEEE Transactions on Industrial Informatics, 15 (2019), No. 3, 1609-1618.
- [11] Rymarczyk T, Kłosowski G. Innovative methods of neural reconstruction for tomographic images in maintenance of tank industrial reactors. Eksploatacja i Niezawodnosc – Maintenance and Reliability, 21 (2019); No. 2, 261–267
- [12] Rymarczyk, T.; Kozłowski, E.; Kłosowski, G.; Niderla, K. Logistic Regression for Machine Learning in Process Tomography, Sensors, 19 (2019), 3400.

- [13] Kłosowski G., Rymarczyk T., Gola A., Increasing the reliability of flood embankments with neural imaging method. Applied Sciences, 8 (2018), No. 9, 1457.
- [14] Rymarczyk T., Adamkiewicz P., Polakowski K., Sikora J., Effective ultrasound and radio tomography imaging algorithm for two-dimensional problems, Przegląd Elektrotechniczny, 94 (2018), No 6, 62-69
- [15] Rymarczyk T., Szumowski K., Adamkiewicz P., Tchórzewski P., Sikora J., Moisture Wall Inspection Using Electrical Tomography Measurements, Przegląd Elektrotechniczny, 94 (2018), No 94, 97-100
- [16] Duda K., Adamkiewicz P., Rymarczyk T., Niderla K., Nondestructive Method to Examine Brick Wall Dampness, International Interdisciplinary PhD Workshop Location: Brno, Czech Republic Date: SEP 12-15, 2016, 68-71
- [17] Soleimani M., Mitchell CN, Banasiak R., Wajman R., Adler A., Four-dimensional electrical capacitance tomography imaging using experimental data, Progress In Electromagnetics Research, 90 (2009), 171-186.
- [18] Smolik W., Kryszyn J., Olszewski T., Szabatin R., Methods of small capacitance measurement in electrical capacitance tomography, Informatyka, Automatyka, Pomiary w Gospodarce i Ochronie Środowiska (IAPGOŚ), 7 (2017), No. 1, 105-110.
- [19] M. Wang, Industrial Tomography: Systems and Applications, Elsevier, 2015.
- [20] Dušek J., Hladký D., Mikulka J., Electrical Impedance Tomography Methods and Algorithms Processed with a GPU, In PIERS Proceedings, 2017, 1710-1714.
- [21] Goetzke-Pala A., Hoła A., Sadowski Ł., A non-destructive method of the evaluation of the moisture in saline brick walls using artificial neural networks. Archives of Civil and Mechanical Engineering, 18 (2018), No 4, 1729-1742.
- [22] Krawczyk A., Korzeniewska E., Łada-Tondyra, E. Magnetophosphenes – History and contemporary implications, Przeglad Elektrotechniczny, 94 (2018), No 1, 61-64.
- [23] Korzeniewska E., Walczak M., Rymaszewski J., Elements of Elastic Electronics Created on Textile Substrate, Proceedings of the 24th International Conference Mixed Design of Integrated Circuits and Systems - MIXDES 2017, 2017, 447-45.
- [24] Lee Y., Nguyen V., Wang D., On Variable and Grouped Selections of the Elastic Net, Report CS532, 2016, 1–24.
- [25] Lopato P., Herbko M., A Circular Microstrip Antenna Sensor for Direction Sensitive Strain Evaluation, Sensors, 18 (2018), No. 1, 310.
- [26] Szczęsny A., Korzeniewska E., Selection of the method for the earthing resistance measurement, Przegląd Elektrotechniczny, 94 (2018), No. 12, 178-181.
- [27] Valis D., Mazurkiewicz D., Application of selected Levy processes for degradation modelling of long range mine belt using real-time data, Archives of Civil and Mechanical Engineering, 18 (2018), No. 4, 1430-1440.
- [28] Kozłowski E., Mazurkiewicz D., Żabiński T., Prucnal S., Sęp J., Assessment model of cutting tool condition for real-time supervision system, Eksploatacja i Niezawodnosc – Maintenance and Reliability, 21 (2019); No 4, 679–685
- [29] Vališ D, Hasilová K., Forbelská M, Vintr Z, Reliability modelling and analysis of water distribution network based on backpropagation recursive processes with real field data, Measurement 149 (2020), 107026
- [30] Kowalska A., Banasiak R., Romanowski A., Sankowski D., Article 3D-Printed Multilayer Sensor Structure for Electrical Capacitance Tomography, 19 (2019), Sensors, 3416
- [31] Goclawski J., Korzeniewska E., Sekulska-Nalewajko J. et al., Extraction of the Polyurethane Layer in Textile Composites for Textronics Applications Using Optical Coherence Tomography, POLYMERS, 10 (2018), No. 5, 469
- [32] Galazka-Czarnecka, I.; Korzeniewska E., Czarnecki A. et al., Evaluation of Quality of Eggs from Hens Kept in Caged and Free-Range Systems Using Traditional Methods and Ultra-Weak Luminescence, Applied sciences-basel, 9 (2019), No. 12, 2430.